Improved SCR ac Motor Controller for Battery Powered Urban Electric Vehicles by Latos, T. S.
DOE/NASAl0060-1 
NASA CR-167919 
NASA-CR-167919 
19830007986 
Improved SCR ac Motor Controller 
for Battery Powered Urban 
Electric Vehicles 
Thomas S. Latos 
Gould Laboratories, Electrical & Electronic Research 
Gould Inc. 
December 1982 
Prepared for 
~13RARV COpy 
S:P 1 3 1983 
LANGLEY RESEARCH CENTER 
LIBRARY, NASA 
HA.Me.TO~L YIRGltJlA 
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION 
Lewis Research Center 
Under Contract DEN 3-60 
for 
U.S. DEPARTMENT OF ENERGY 
Conservation and Renewable Energy 
Office of Vehicle and Engine R&D 
111111111111111111111111111111111111111111111 
NF02702 
https://ntrs.nasa.gov/search.jsp?R=19830007986 2020-03-21T05:49:16+00:00Z
DISCLAIMER 
This report was prepared as an account of work sponsored by an agency 
of the United States Government. Neither the United States Government 
nor any agency thereof, nor any of their employees, makes any warranty, 
express or Implied, or assumes any legal liability or responsibility for the 
accuracy, completeness, or usefulness of any information, apparatus, 
product, or process disclosed, or represents that Its use would not 
infringe privately owned rights. Reference herein to any specific 
commercial product, process, or service by trade name, trademark, 
manufacturer, or otherwise, does not necessarily constitute or Imply Its 
endorsement, recommendation, or favoring by the United States 
Government or any agency thereof. The views and opinions of authors 
expressed herein do not necessarily state or reflect those of the United 
States Government or any agency thereof. 
Printed in the United States of America 
Available from 
National Technical Information Service 
U.S. Department of Commerce 
5285 Port Royal Road 
Springfield, VA 22161 
NTIS price codes1 
Printed copy: A13 
Microfiche copy: A01 
1Codes are used for pricing all publications. The code Is determined by 
the number of pages In the publication. Information pertaining to the 
pricing codes can be found In the current Issues of the following 
publications, which are generally available In most libraries: Energy 
Research Abstracts (ERA); Government Reports Announcements and Index 
(GRA and I); ScientifIC and Techmcal Abstract Reports (STAR), and 
publication, NTIS-PR-360 available from NTIS at the above address. 
Improved SCR ac Motor Controller 
for Battery Powered Urban 
Electric Vehicles 
Thomas S. Latos 
Gould Laboratories, Electric & Electronic Research 
Gould Inc. 
Rolling Meadows, Illinois 60008 
December 1982 
Prepared for 
National Aeronautics and Space Administration 
Lewis Research Center 
Cleveland, Ohio 44135 
Under Contract DEN 3-60 
for 
U.S. DEPARTMENT OF ENERGY 
Conservation and Renewable Energy 
Office of Vehicle and Engine R&D 
Washington, D.C. 20545 
Under Interagency Agreement DE-AI01-77CS51 044 
DOE/NASA/0060-1 
NASA CR-167919 
Fore\'lOrd 
This final report was prepared for the National Aeronautics and Space 
Administration, Lewis Research Center for the Department of Energy by Gould 
Laboratori es of Goul d Inc. in Ro 11 i ng Meadows, 11. Mr. F. Gourash of the 
Lewis Research Center was the contract Project Manager. The author wishes to 
acknowledge the contributions of R. Ehrlich, T. Jahns J. Mezera, D. Thimmesch 
and D. Bosack to the contract technical effort and this report. 
iii 
This Page Intentionally Left Blank 
Contents 
Executive Summary 
I. I ntroduct ion 
II. Propulsion System Configuration 
2.1 Vehicle Performance Requirements 
2.2 Drivetrain Selection 
2.3 Inverter System Requirements 
III. Motor/Controller Design 
3.1 Induction Motor Selection and Specifications 
3.2 Control Strategy 
3.3 Power Inverter Design 
IV. Controller Operation and Description 
4.1 Control Logic Power Supply 
4.2 Excitation Frequency Logic 
4.3 Voltage Modulation Logic 
4.4 System Control Module 
4.5 Power Inverter 
4.6 Commutation and Gating Logic 
V. Enclosure Design 
5.1 Enclosure Design Approach 
5.2 Power Inverter Enclosure 
5.3 Logic Enclosure 
v 
Page 
ix 
I - I 
II-I 
II - 1 
II - 1 
II - 6 
II I - 1 
I II - I 
I II - 10 
I II - 52 
IV - 1 
IV - I 
IV - 2 
IV - 7 
IV - 13 
IV - 22 
IV - 28 
V - 1 
V - 1 
V - 1 
V - 8 
VI. 
VII. 
Motor Controller System Performance 
6.1 Testing Methods 
6.2 Controller Torque-Speed Operating Envelope 
6.3 Calculated System Efficiency 
6.4 Pulse-Width Modulation Operation 
6.5 Thermal Performance 
6.6 Physical Description 
Controller Power Scaling and Cost Assessment 
7.1 Scaled Family Definition 
7.2 Inverter Component Requirements 
7.3 Controller/Motor Cost Assessment 
7.4 On-board Battery Charger Modification 
VIII. Conclusions 
IX. References, List of Symbols 
vi 
Page 
VI - 1 
VI - 1 
VI - 4 
VI - 7 
VI - 14 
VI - 17 
VI - 22 
VII - 1 
VII - 1 
VII - 1 
VII - 6 
VII - 13 
VIII - 1 
IX - 1 
Appendices 
.~~_~1~_1~r1~r!~3 r 
I. Vehicle Acceleration Prediction Program (VAPP) A-I Page 1 
II. Commutation Circuit Design Analysis A-II Page 1 
III. Inverter Loss Analysis A- I I I Page 1 
IV. AC Controller Electrical Schematic Diagrams A-IV Page 1 
V. Microcomputer Assembly Language Program A-V Page 1 
VI. Test Instrumentation Specifications A-VI Page 1 
vii 
This Page Intentionally left Blank 
Executive Summary 
DEN3-60 was a research contract funded by the Department of Energy and 
managed by NASA-Lewis Research Center to design and develop an electric 
vehicle propulsion system controller which uses an ac induction electric motor 
as the electrical to mechanical energy conversion unit. Specifically, the 
contract program was to design and test an improved ac motor controller, which 
when coupl ed to a standard ac induct i on motor and a dc propul s i on battery, 
would provide a complete electric vehicle power train with the exception of 
the mechani ca 1 transmi ss i on and dri ve wheels. I n such a system, the motor-
controller converts the dc electrical power available at the battery terminals 
to ac elect ri ca 1 power for the induction motor in response to the dri vers 
commands. 
The performance requirements of a hypothetical electric vehicle with an 
upper weight bound of 1590kg (3500 lb) were used to determine the power rating 
of the controller. Vehicle acceleration capability, top speed, and 
gradeability requisites were contained in the Society of Automotive Engineers 
(SAE) Schedule 227a(d) driving cycle. The important capabilities contained in 
this driving cycle are a vehicle acceleration requirement of 0-72.4 kmph (0-45 
mph) in 28 seconds, a top speed of 88.5 kmph (55 mph), and the ability to 
negotiate a 10% grade at 48 kmph (30 mph). A 10% grade is defined as one foot 
of verticle rise per 10 feet of horizontal distance. 
With the aid of a computer simulation, the vehicle acceleration, top 
speed, and gradeability requirements were translated into electric motor 
torque and shaft power requirements. If shaft torque exceeds 40 N-m (29.5 ft-
lb) until the vehicle speed surpassed 72.4 kmph (45 mph), the acceleration 
requirement would be attained. Similarly, if the electric motor shaft power 
capability was at least 12kW (16hp) at vehicle speeds of 88.5 kmph (55 mph) 
and 26kW (34.8hp) at 48 kmph (30 mph), the requirements of the SAE 227a(D) 
driving cycle could be met or exceeded. Since the mechanical transmission 
between the electric motor and the drive wheels determine both the rear wheel 
ix 
torque and electric motor shaft speed at a given vehicle speed, a fixed ratio 
transmission with a speed reduction of 9.8:1 was selected to use in the 
computer simulation. This transmission would multiply the motor shaft torque 
available at the rear wheel axle. The sim.ulated vehicle was assumed to be 
equipped with 0.33m (13") diameter wheels. The combination of transmission 
gearing and wheel diameter dictated the speed range of the electric motor to 
be 0-816 rad/s (0-7800 rpm). 
The motor controller converts dc voltage and currents available at the 
battery termi na 1 s to ac voltages and currents requi red by the three phase ac 
induction motor. The translation from dc to ac is accomplished with an array 
of six switches schematically illustrated in Figure i-I. These six switches 
a 11 ow each motor termi na 1 to be connected to ei ther the lip 1 us II battery 
terminal or the "minus" battery terminal. When two motor terminals are 
considered, it can be seen that the voltage polarity across motor terminals A 
and B in Figure i-I can be positive, zero, or negative with respect to 
terminal B. These three polarities correspond to motor terminal A connected 
to the (+) battery terminal and motor terminal B connected the (-) battery 
terminal, both motor terminals A and B connected to the same battery terminal 
(either plus or minus), and finally motor terminal B connected to the (+) 
battery terminal and motor terminal A connected to the (-) battery terminal. 
By coordinating the switching of the six switches in Figure i-I, a three phase 
set of voltage waveforms can be app 1 i ed to the motor termi na 1 s, each phase 
electrically displaced 1200 from each other. By simply varying the rate at 
which the switching action accurs, the output electrical frequency of the 
motor controller can be varied. 
In the Gould motor controller, the six switches are physically 
implemented with silicon controlled rectifiers or SCRs. This family of semi-
conductor switches is available with suitable voltage and current 
specifications to switch the motor terminals from the plus battery terminal to 
the minus battery terminal. Although SCRs are not the only candidate semi-
conductor family (for example, BIPOLAR transistors, gate-turn-off thyristors, 
or field effect transistors), the use of SCRs within the motor controller was 
a specific requirement of Contract DEN3-60. 
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Figure i 1 Six Switch Array to Convert de to Three-Phase ae 
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The electrical schematic of the power electronics circuit within the 
motor controller is illustrated in Figure i-2. SCRs 1-6 form the six switch 
array. Diodes 01-6 allow the motor controller to successfully tolerate 
leading or lagging motor power factors by providing a path for reactive 
currents in the absence of a conducting SCR. The remaining components are 
used to commutate or turn off SCRs which have been gated into conduction. 
The battery voltage was selected to be 120Vdc. This decision was based 
on the traditional use of golf-cart style batteries in electric vehicles and 
the availability of SCRs in stud mount packages (TO-93) with suitable voltage 
and current ratings. 
The ac induction motor selected to complete the electrical propulsion 
system was a modified Gould E-plus three phase induction machine. The motor 
rated 7.46kW at 60Hz (10hp) is produced in a NEMA 215 TENV frame size. Motor 
rotor modification consisted of replacing the original ball bearings with a 
class C clearance bearing system removing the cooling fins from the rotor end 
castings, and precision balancing the rotor assembly. The original stator 
windings were removed and the stator rewound such that the motor was rated for 
36V ac operation at 60Hz. 
The control approach used to coordinate the voltage and frequency 
applied to the motor terminals is based on the accurate control of the slip or 
difference frequency between the motor mechanical frequency and the electrical 
excitation frequency. With this approach, the induction machine shaft torque 
is 1 i near wi th sl i p frequency and independent of the mechani ca 1 speed of the 
rotor provided the machine air gap magnetic flux is held constant. 
Two independent control loops within the controller control the slip 
frequency and the air gap flux in the induction motor. The slip frequency is 
added to the motor shaft frequency directly via tachometer feedback using 
digital phase lock techniques. For the selected induction motor, the torque 
constant is 30N-m/Hz of sl i P (22.1 ft-l b) . The resul t i ng sum of the sl i p 
frequency and the motor shaft frequency directly determines the motor 
excitation frequency supplied by the inverter. 
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Figure i--2 EV Propulsion System Power Stage Configuration 
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To achieve control of the air gap flux of the machine, ultimately the 
terminal voltage applied to the motor must be controlled. The applied voltage 
ideally should be smoothly variable between zero and the maximum available 
from the propul s i on battery. A second requi rement pl aced upon the appl i ed 
motor voltage is that it be si nusoi da 1 to mi nimi ze both motor ri ppl e torque 
and peak controller currents. These requirements are achieved in the Gould 
controller with a Pulse Width Modulation (PWM) algorithm. The exact algorithm 
adopted whi ch determi nes the on-off gating signals appl i ed to the thyri stor 
switch array examines the intersection of sine wave reference generated at the 
motor excitation frequency (fex) and a triangle function generated at nfex 
where n is a function of the excitation frequency. In this controller, n 
assumes discrete values of 9, 27, 45, 63, and 81. By controlling the 
amplitude of the sine wave and the triangle function, both the amplitude and 
the harmonic content of the applied motor voltage is controlled. Figure i-3 
illustrates the PWM algorithm for n=9 and n=27. 
The air gap flux control algorithm generates control signals to vary 
the amplitude of the sine and triangle functions. The control algorithm 
feedback measures the fundamental component of the appl i ed motor vol tage and 
impl ements a constant voltage/frequency strategy with low speed compensation 
for stator resistive losses. 
The control logic which implements the air gap flux algorithm is 
accomplished with a Molorola 6802, 8 bit microcomputer system. Additional 
tasks assigned to the microcomputer are controller logic sequencing, thermal 
protection of the power circuit components, and controller interlocking to 
prohibit damaging operator commands. The remainder of the controller logic is 
implemented with discrete CMOS logic. Specific logic blocks generate the sine 
and triangle functions, perform the slip frequency addition, and generate the 
SCR gating signals. 
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Sine Triangle Modulation Strategy Showing the Effect of Changing the 
Parameter n. For n=9, the First Significant Motor Harmonic is the 17th; 
for n=27, this Changes to the 53rd. The Developed Motor Terminal 
Voltage is Independent of n, but Varies with the Relative Amplitudes of the 
Sine and Triangle Reference Waveforms. 
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The complete controller and motor system is illustrated in Figure 
i-4. The power circuit is contained in the large enclosure and communicates 
with the logic system via the flexible conduit. Logic power is derived from 
the propulsion battery via a combination of linear and switching regulators. 
The power circuit weighs 56.8kg (135 lb) and occupies a volume of 87 x 
10-3 m3 (3.10 ft 3) and its associated control logic weighs 8.2kg (18 lb) and 
occupies a volume of 17.8 x 10-3 m3 (0.63 ft 3). The induction machine 
weighs 53.1 kg (117 lb) and is in a 215 TENV NEMA frame. Details of the 
controller construction can be seen in Figures i-5 and i-6 respectively which 
are photographs of the controller interiors. 
System test i ng was accompl i shed wi th a dynamometer system capable of 
testing the motor/controller in both the 1st and 4th quadrants; i .e.motoring 
and regeneration. The motor controller system torque limits as a function of 
motor shaft speed are shown in Figure i-7. A shaft torque of 60N-m (44.2 ft-
1 b) is obtai nab 1 e at locked rotor and peak torque capabil i ty exceeds 100N-m 
(73.6 ft-lb) at 315 rad/s (3008 rpm). An inspection of the torque speed 
envelope indicates the assumed vehicle will be able to successfully meet the 
schedule D requirements for acceleration, cruise, and gradeability. 
The controller's electrical efficiency as a function of motor shaft 
speed is shown in Figure i-8. Peak controller efficiency of 92% is obtained 
at peak power. This is expected since the fixed controller losses become the 
smallest fraction of the input power. The commutation circuit components, 
primarily the magnetic elements, account for the largest portion of the 
controller losses. 
The retail cost of the ac controller and motor developed in DEN3-60 is 
projected to be $1500 in annual manufacturing quantities of 100,000 units. 
The controller is projected to cost $1310 of this total and the motor $190. 
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Figure i-4 Motor - Controller System 
The three major components are induction motor (left), the power circuit (center), 
and the control electronics (right) 
xv;; 
Figure i"-5 Interior of Power Circuit Enclosure 
I nput filter is to the right.' Commutation components are centered about the 
cooling fan. Main SCR's and diodes are to the left. 
xv;;; 
figure i-6 Control Logic Enclosure Interior 
Circuitry is modularized on eight printed circuit boards for servicing. 
A simulated drivers console is at the left. Braking energy is returned to 
the battery. 
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I. Introduction 
Nearly all electric vehicle propulsion systems in the past have 
employed a dc motor and controller to convert battery-stored electrical energy 
into mechani ca 1 energy at the vehi c 1 e dri ve wheels. The dc system has found 
wide acceptance since the controller design is straightforward and the dc 
machine provides torque-speed characteristics appropriate for traction 
applications. An advantage of this system approach is the basic simplicity of 
dc motor cont ro 1 techni ques, typi ca lly empl oyi ng battery tap-changers, , 
resistive networks, or solid-state choppers to vary the applied motor 
voltage. However, the dc motor itself is responsible for providing the system 
with its major disadvantages. Dc machines are generally larger, heavier, and 
more expensive than alternative ac machines, largely due to the dc motor's 
mechanical commutator. In addition, mechanical commutators often pose special 
maintenance problems. 
Ac machi nery suffers none of the di sadvantages associ ated wi th the 
mechanical commutators since the required commutating action is performed 
electronically in the controller circuitry. The ac squirrel-cage induction 
motor chosen for use in this program \ is inherently rugged, inexpensive, and 
capable of high-speed operation. Historically, the principal disadvantage of 
ac systems has been the control complexity associated with translating the 
system input commands into motor excitation waveforms of the proper frequency 
and voltage ampl itudes. However, as the cost of power semiconductors and 
integrated circuitry decreases and general interest in electric vehicles 
increases, the potential of ac motors for EV propulsion is attracting renewed 
attention. 
This report discusses a program to develop and design an improved 
induction motor controller for vehicle applications. The selected vehicle 
configuration used to size the power rating of the controller is a 3500 lb 
commuter-style vehicle with performance specifications drawn from the SAE 
J227a, Schedule D driving cycle. Specifically, these performance requirements 
inc 1 ude acce 1 erat i on to 45 mph in 28 seconds, 10 percent gradeabi 1 i ty at 30 
mph, and capabilities for extended crusing at 55 mph. Regeneration of braking 
I-I 
energy back to the propulsion battery is also specifically required. The 
controller rating was selected to allow the use of a fixed-ratio transmission 
in the drivetrain. The controller has been designed to employ conventional 
lead-acid batteries and an industrial-grade induction motor. 
Thyri stors, or s i 1 icon cont ro 11 ed recti fi ers (SCR IS), were chosen as 
the power semiconductor switching devices for the power stage on the basis of 
their proven ruggedness and low cost. In an effort to reduce controller cost 
by mi nimi zi ng the number of power stage components, a bus-commutated ci rcui t 
topo logy for the power stage was adopted at the outset of the program. The 
special demands made by this type of topology on the control logic are 
discussed in this report. The harsh vehicle operating environment dictated 
that the power stage be contained in a moisture-resistant enclosure making 
component cool ing more difficult. Vehicle ram air directed over the power 
stage package provides sufficient cooling capability except during extended 
low-speed operation when thermal protection via controller shutdown is 
employed. 
To insure suitability for vehicle applications, the control logic has 
been designed to give the propulsion system the characteristics of a torque 
contro 11 er. The control 1 ogi c responds to operator acce 1 erat i on and braking 
requests by making appropriate adjustments in motor excitation voltage and 
frequency. A motor shaft tachometer and motor voltage transducer provide the 
contro 1 1 ogi c with the necessary feedback i nformat i on to make these 
adjustments. These control actions are performed by logic submodules under 
the supervi 5 i on of an on-board mi croporcessor. Contro 11 er sequenci ng and 
protection are additional tasks of the microprocessor. 
Contract DEN3-60 was a research contract funded by the Department of 
Energy and managed by NASA-Lewis Research Center. 
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II. Propulsion System Configuration 
2.1 Vehicle Performance Requirements 
The required performance level for an electric automobile for the 
contract work scope is defined by the SAE J227a Schedule D driving cycle. 
This driving cycle is schematically pictured in Figure 2.1 and contains an 
acceleration profile of zero to 72.4 km/h (45 mph) in 28 seconds, continued 
crusing at 72.4 km/h (45 mph) for 50 seconds, a coast period of 10 seconds and 
finally deceleration to zero speed in 10 seconds. A gradeability requirement, 
48.3 km/h (30 mph) for one minute on a 10% grade, is also included along with 
a top speed requirement of 88.5 km/h (55 mph). 
These performance goals, when applied to a commuter style electric 
powered vehicle, specify the necessary wheel torque and power. A standard 
vehicle used for this study has the following characteristics: 
1) Mass 1590 kg (3500 lb) 
2) Frontal Area 1.86 m2 (20 ft2) 
3) Drag Coeffi ci ent 0.3 
4) Drivetrain Efficiency 90% 
This vehicle requires a power of 11.3kW to maintain a speed of 88.5 
km/h (55 mph) at zero grade and 27.0kW to maintain a speed of 48.3 km/h (30 
mph) on a 10% grade. To aid in the determination of motor torque-speed 
requirements, a Vehicle Acceleration Profile Program (VAPP) was assembled to 
calculate acceleration time to a target speed. Program listings are included 
in Appendi x 1. 
2.2 Drivetrain Selection 
An electric vehicle drivetrain consists of the propulsion battery, the 
electric propulsion motor, a transmission (either fixed or multiple ratios), 
and finally, the drive wheels. These are symbolically represented in Figure 
2.2. In any electric propulsion system, selection of the open-circuit battery 
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Figure 2.2 General Propulsion System Topology 
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terminal voltage is somewhat arbitrary given that the total battery energy 
capacity is adjustable independent of terminal voltage. Since the electric 
vehicle industry is presently manufacturing vehicles with off-the shelf 
components, however, custom battery modules are not available to allow the 
simultaneous optimization of battery capacity and terminal voltage. The 
batteries which are readily available with acceptable performance 
characteristics are golf-cart style batteries having a typical capacity of 
125A-h at a 100 minute rate. 
For this program a 120V battery consisting of 60 such golf-cart cells 
was selected. This gives a reasonable compromise between the desire to 
minimize controller currents (have a high terminal voltage) and the need to 
keep battery wei ght cons i stant wi th the target vehi c 1 e performance 
requirements. 
To minimize the expense of the vehicle drivetrain, a fixed ratio 
transmission was selected with a ratio of 9.8:1. This ratio provides adequate 
wheel torque to meet acceleration goals and still limits the top speed of the 
ac motor to 7800 rpll at 55 mph. A 1 though convent i ona 1 ac squi rre l-cage 
induction motors normally operate up to speeds of only 366 rad/s (3500 rpm), 
their structrual design allows operation at speeds exceeding 1047 rad/s 
(10,000 rpm). 
To provi de both the peak power requi rements of 27kW and the steady 
state requirements of approximately 12kW at 55mph, a NEMA 215 TENV frame size 
induction motor was deemed adequate. This motor size was suggested by both 
NASA-Lewis during the procurement stage and by Rohr Industries as a result of 
their contract workl. This motor size can produce accelerating torques of 60 
N-m which will successfully meet the 0-45 mph acceleration requirement when 
coupled with a 9.8:1 fixed ratio transmission. 
The defined powertrain is summarized in Figure 2.3. It consists of a 
120V battery, a dc-ac motor cont ro 11 er, a 215 TENV induct i on motor, and a 
fixed ratio, 9.8:1, differential torque multiplier. 
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2.3 Inverter System Requirements 
The torque-speed envelope requirements at the shaft of the ac motor are 
illustrated in Figure 2.4 which also shows the vehicle speed corresponding to 
a given motor shaft speed. The critical torque-speed couples for gradeability 
and high speed operation are clearly indicated along with the acceleration 
torque requirements. As is seen in the Figure, the minimum acceptable torque 
to meet the acceleration requirements is approximately 40 N-m with 60 N-m 
required to successfully negotiate a 10% grade at 30 mph. 
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III. Motor/Controller Design 
3.1 Induction Motor Selection and Modifications 
Motor Selection 
At the heart of the EV propul s i on system is the ac motor. As called 
for in the contract requirements, this motor is a rugged squirrel-cage 
induction machine. From the beginning of this program it was· clear that 
successful achievement of system performance goals demanded that the selected 
motor be fully compatible with the controller design. 
The contract statement of work gave Gould the option of using a 
Government-furnished (GFE) induction motor or supplying an alternate motor 
subject to NASA Project Manager approval e After studyi ng the GFE motor 
specification, Gould elected to supply an alternate motor. There were two 
principal reasons for this decision. First, the GFE motor, being necessarily 
wound for a fixed stator voltage, would limit Gould's freedom in choosing the 
controller system voltage. Second, tangible benefits in motor efficiency and 
power factor were forseen by selecting an appropriate alternate motor. 
In pl ace of the GFE machi ne, Goul d suppl i ed a motor from its own E-Pl US™ 
line of induction machines. Introduced in 1975, these industrial grade 
machines are specially designed to provide higher operating efficiency and 
power factor than the standard industry-average motors. A cutaway view of the 
typical E-Plusm motor is provided in Figure 3.1 together with short 
descriptions of the design techniques employed to reduce losses and improve 
power factor. The E-Pl US™ motor selected for thi s program is constructed 
wi th an a 1 umi num hous i ng ,stee 1 stator and rotor 1 ami nat ions, copper stator 
windings, and aluminum rotor bars and end rings. 
Selection of a specific motor for this program consisted of matching 
performance requirements with available motor ratings. This analysis 
confirmed the earlier results of the 1978 Rohr Industries studyl showing that 
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the performance requi rements are best met wi th a nomi na 1 10 hp, 1800 rpm, 
four-pole NEMA 215T frame machine. This motor produces a 40 N-m torque under 
rated flux conditions and can produce over twice that amount during transient 
condi t ions at the same fl ux 1 eve 1 • Provi ded that these torque 1 eve 1 s can be 
delivered over a wide vehicle speed range, as will be described shortly, this 
motor is capable of meeting all contract power handling requirements. Key 
motor characteristics are summarized in Table 3.1. 
Motor Modifications for the EV Application 
Si nce the E-Pl US™ motors are intended for i ndustri a 1 use, they have 
been designed for fixed-frequency (60 Hz), fixed speed (1800 rpm for a 4-pole 
design) and operation from a fixed standard util ity voltage source (230V, 3-
phase, typi ca 11 y) • Neverthe 1 ess, these machi nes are useful over the wi de 
speed ranges encountered in this EV application provided that a limited number 
of motor modifications are introduced. Mechanical modifications of the rotor 
assembly included rotor balancing and bearing replacement in order to extend 
motor shaft speed capabilities to 8000 rpm. Mechanical integrity of the rotor 
poses no problem since the tested burst speed for this type of squirrel-cage 
rotor assembly is 16,000 rpm. Following the suggestions of the NASA Technical 
Program Monitor for this contract, the rotor was fitted with Class C clearance 
single-shielded ball bearings lubricated with a high-quality, high-temperature 
grease, type SRI-2. Further modifications of the rotor to accommodate the 
extended speed range included removal of the aluminum rotor cooling fins which 
norma lly extend from the squi rre 1 -cage end ri ngs. Rotor ba 1 anc i ng for 8000 
rpm operation was performed using the same techniques used in balancing high-
speed automotive engine shafts. 
Since the chosen system voltage of 120V is considerably less than 
standard utility industrial supply voltages, it was necessary to rewind the 
stator for a reduced voltage level. A summary of the analysis underlying the 
choice of voltage rating for the new winding will be presented here. 
According to the contract specifications, the highest power delivery 
requirements for the propulsion system occurs at 30 mph under 10% grade 
conditions. Assuming a 9.8:1 drivetrain transmission gear ratio, 30 mph 
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Table 3.1 
SUMMARY OF KEY MOTOR CHARACTERISTICS 
Motor Type: 
Motor Frame Size: 
No. of Stator Phase/Poles: 
Rated Power: 
Rated Shaft Torque: 
Rated Stator Voltage: 
Rated Stator Current: 
Rated Rotor Slip: 
Rotor Burst Speed: 
Rotor Bearings: 
Gould E-Plus m Squirrel-Cage Induction 
Motor 
NEMA 215T 
3-Phase, 4 pole 
7.46kW at 1800 rpm 
40 N-m at 1800 rpm 
36V line-to-line at 60 Hz 
140 A at 60 Hz 
2.2% at 60 Hz 
16,000 rpm 
Class C Clearance Ball Bearings 
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corresponds to a motor exc i tat i on frequency of 140 Hz for the 4-po 1 e motor. 
Since the battery terminal voltage may sag to the vicinity of 110V under 
maximum loading conditions, the fundamental frequency line-to-line rms voltage 
component, Vl~~' will be only 86V under such conditions: 
Y6 
= - Vbat = (. 78)( 110) = 86V [3.1J 
'IT 
When this voltage rating is scaled down from its 140 Hz value to the 
equivalent 60 Hz value, assuming a constant volts-per-Herz ratio, we find 
= ~ XVI ~~ = 37V 
140 140 Hz 
[3.2J 
Consideration of convenient winding configurations for the selected E-
Pl US™ motor 1 ed to the speci fi cat ion of a 36V stator wi ndi ng under 60 Hz 
excitation conditions. With the assistance of Gould1s Electric Motor 
Division, the motor was fitted with a lap winding appropriately adjusted for 
this 36V rating. 
Motor Equivalent Circuit and Measured Performance 
Upon arrival of the selected rewound induction motor at Gould 
Laboratories, a set of tests was carried out to determine values for the motor 
single-phase equivalent circuit. As shown in Figure 3.2, this process 
i nvo 1 yes i dent i fi cat i on of fi ve key motor impedances: stator wi nd i ng and 
rotor squirrel-cage resistances (RS and Rr), stator and rotor leakage 
reactances (X~S and X~r), and magnetizing reactance (Xm). Reactances are 
specified at a base frequency of 60 Hz and resistances are adjusted for 
operating temperatures of 70°C. we is the electrical excitation frequency and 
wr is the mechanical frequency. 
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Figure 3.2 Induction Motor Equivalent Circuit 
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A set of motor tests was conducted to determine the machine parameters 
consisting of the following specific characterization tests: 
o stator resistance measurement 
o no-load saturation test 
o locked-rotor test 
o steady-state load test 
Since all of these tests are standard in the industry, the interested 
reader is referred elsewhere for more details on testling procedures. 2 The 
results of this testing are presented in Figure ~.3 in the form of an 
identified equivalent circuit. These resistance and,. inductance value's are 
relatively insensitive to excitation frequency provided that the motor is 
operat i ng at low sl i p; that is, the rotor shaft frequency is wi thi n a few 
percent of the excitation frequency, typical for steady-state operation. 
However, if the rotor is locked to prevent rotation while the stator is 
excited at a substantially different frequency, frequency-dependent skin 
effects alter the rotor impedance values from their low-slip values. Thus, 
Figure 3.3 includes standstill values for the rotor resistance and leakage 
reactance for 60 Hz excitation. The equivalent circuit values shown in this 
figure fall within the range of expected impedance values for an industrial-
grade induction motor of this rating. 
Figure 3.4 complements the equivalent circuit presentation by providing 
results of the no-load saturation test for 60 Hz excitation. These results 
show that, consistent with good motor design practice in industrial machines, 
the motor is operating just bpln
'
.' +hp knee of the magnetic saturation curve 
during rated voltage excitation. That is, the motor iron magnetic flux levels 
are maintained as high as possible without causing substantial saturation of 
the iron core with the associated losses. However, the curve also 
demonstrates that there is substantial latitude for temporary excursions 
towards the saturation region of the iron core if necessary to extract higher 
torques from the motor. 
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Measured e 1 ectri ca 1 performance characteri st i cs of the rewound 
induction motor during 60 Hz six-step excitation are presented in Figure 3.5 
as a funct i on of rotor sl i p. Plotted motor performance parameters i ncl ude 
measured phase current (IS), shaft torque (Te), and motor efficiency (nm). In 
addition, predictions for the phase current and torque generated by the 
equivalent circuit of Figure 3.3 are also included with the measured curves in 
Fi gure 3.5. Measured and predi cted torque values agree qui te well over the 
full tested slip range (0 to 4% slip). However, predicted currents are 
several percent lower than measured currents due in large part to the 
additional current harmonics resulting from the nonsinusoidal six-step 
excitation which are not reflected in the predictions. 
Measured motor efficiency values presented in Figure 3.5 hover in the 
vicinity of 80% for most of the slip operating regime. These values are 
several percent lower than typical efficiency values for standard industrial 
induction motors with 60 Hz sinusoidal excitation. 3 Clearly, this loss of 
motor efficiency due to harmonic currents directly impacts overall system 
efficiency in an undesirable manner. Although techniques do exist for 
specifically designing the induction motor to minimize the effects of 
nonsinusoidal excitation,4 such work fell outside the scope of the present 
program. In the absence of that degree of freedom, attention has been focused 
on reducing the harmonic content of the controller voltage output waveforms, 
as will be described later in this report. 
3.2 Control Strategy 
Desired Characteristics 
The fundamental requi rement for the sel ected control strategy is that 
it give the overall system the characteristics of a torque controller. That 
is, the system must respond to torque requests del i vered to the propul s ion 
system by the operator through the accelerator and brake pedal positions. The 
control strategy has responsibility for converting these torque requests into 
the appropriate inverter commands to control the excitation of the ac motor. 
Specifications for the response time of the propulsion system to step changes 
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in the torque command are not explicitly defined in the contract system 
requi rements. However, the rather sl uggi sh response characteri st i cs of the 
human operator make a response time on the order of 100 ms a reasonable goal 
for the EV controller. This response time goal applies over the full range of 
propulsion system output shaft speeds. 
In addition, the control strategy is responsible for protecting the 
propulsion system components from operator torque requests which exceed system 
capabilities. This is particularly true at low speeds where component current 
capabilities could be exceeded if the operator torque requests were not 
suitably limited as part of the control strategy. The locus of ,system torque-
speed operating points required to meet system performance specifications have 
been discussed previously in Section 2.3 and summarized graphically in Figure 
2.4 On the basis of these minimum requirements, a decision was made early in 
the des i gn process to requ ire at 1 east 60 N-m from the propul s i on system at 
all vehicle speeds less than 48.3kph (30 mph) for improved acceleration. As 
shown in Figure 2.4, peak torque production requirements then falloff 
gradually as the vehicle speed increases beyond 30 mph towards the 55 mph 
maximum. 
Basics of AC Motor Control 
The nature of the EV propulsion system application requires that the ac 
induction motor del iver substantial steady-state torque over a wide speed 
range. If restricted to fixed-frequency excitation (e.g., 60 Hz line 
excitation), a high-efficiency induction motor is not capable of meeting this 
requirement. Inspection of the motor shaft torque versus speed characteristic 
for an induction motor during fixed-frequency excitation at frequency f ex 
clarifies the source of this limitation (see Figure 3.6). Steady-state 
operation is limited to a narrow range of shaft speeds adjacent to the 
electrical excitation frequency corresponding to the negatively-sloped portion 
of the Figure 3.6 torque-speed characteristic. Note that the induction motor 
produces no steady-state torque when the rotor rotates exactly at the 
excitation frequency; braking (negative) torque is generated and power is fed 
back to the source when the rotor shaft frequency exceeds fex • 
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Excitation frequency and excitation voltage amplitude provide two 
important degrees of freedom in varyi ng the operating speed of the induct ion 
motor. As shown in Figure 3.6, the steady-state operating point is determined 
by the intersection of the motor generated torque versus speed characteristic 
and the load torque versus speed characteri st i c. 5i nce the amp 1 i tude of the 
motor torque-speed curve is proportional to the square of the applied 
excitation voltage, (VR-R-)2, the steady-state operating point can be varied 
over a limited speed range by adjusting the excitation voltage at a fixed 
excitation frequency. This technique of induction motor speed control is 
illustrated in Figure 3.7. 
In contrast, if the excitation source is designed such that the motor 
excitation frequency can be varied while holding the excitation voltage fixed, 
a cont i nuous family of induct i on motor torque speed curves in produced as 
shown in Figure 3.8. A different curve corresponds to each excitation 
frequency value. All of these curves have virtually identical shapes although 
their amplitudes decay as the curves shift to the right (higher rotor speeds) 
for increasing excitation frequency values. The torque-speed curve amplitude 
scaling factor is proportional to the square of the air-gap flux (Aag)2, where 
the air-gas flux, Aag , can be approximated as well as 
vR-R-
f ex 
[3.3J 
where Ko is a machine constant. Thus, for fixed excitation voltage amplitude 
(fi xed V R-R-), the torque-speed curves scale as the inverse square of the 
excitation frequency, (1/fex)2. 
Since the machine air-gap flux magnitude gradually increases as l/fex 
for decreasing values of excitation frequency when the motor voltage is fixed, 
the motor i ron becomes magnet i ca lly saturated duri ng low frequency 
operation. In order to avoid this undesirable operating mode while retaining 
the advantages of variable-frequency operation, it is necessary to consider 
control techniques which simultaneously vary the excitation voltage and 
frequency. 
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One of the most popular techniques for coordinating the machine voltage 
and frequency excitation to avoid saturating the motor's iron core consists of 
adjusting the voltage so that the air-gap flux magnitude stays constant as the 
frequency is vari ed. When the ai r-gap fl ux is held constant, the locus of 
torque-speed curves for variable-frequency operation all have the same 
magni tude and shape, as shown in Fi gure 3.9. In thi s manner, the machi ne I s 
full useful torque-producing capability becomes available over the entire 
speed range. As shown in Equation 3.3, regulating the air-gap flux to be 
constant requires that the voltage amplitude be varied in direct proportion to 
the excitation frequency. This scheme, commonly referred to as constant 
Volts-per-Hertz (V/Hz) operation, plays a role in the implemented control 
algorithm. However, the approximate nature of Equation 3.3 as well as basic 
system constraints have made it necessary to adopt a voltage algorithm which 
differs from the basic constant V/Hz relation in several important ways. 
Oeta il s of these di fferences wi 11 be provi ded in the fo 11 owi ng sections of 
this report. 
Variable-Frequency Implementation Fundamentals 
Having reviewed several of the available techniques for achieving 
variable speed control of ac motors, discussion in this section will be 
devoted to how these techniques have been incorporated into the final EV 
controller. At the heart of this implementation is an array of semiconductor 
switches illustrated schematically in Figure 3.10. This inverter power 
convers i on stage generates the ac voltage waveforms needed to exc i te the 
induction motor using energy supplied by the de battery source. 
In its simplest operating mode, the two switches in each of the three 
legs of the inverter operate as a complementary pair, one switch closing as 
soon as the complementary switch opens. In this manner, the line-to-line 
motor terminal voltages are constrained at any time instant to take on one of 
three values, +V bat , -Vbat or 0, where Vbat is the battery terminal voltage. 
By properly coordinating the switching instants as shown in Figure 3.10, a 
balanced three-phase set of voltage waveforms is developed at the motor 
terminals. Although these waveforms are nonsinusoidal, the largest proportion 
II I - 16 
INDUCTION MOTOR EXCITATION CONTROL TECHNIQUES 
Figure 3.8 
Figure 3.9 
\ 
\ 
Constant Source Voltage, Variable Excitation Frequency 
CONSTANT VOLTS/HERTZ 
OPERATION 
(0442) 
Variable Source Voltage, Variable Excitation Frequency 
111-17 
.1 )SW1 )SW3 )SW5 
-=- Vbat 
SW2 
N 
A B C 
VAN Vs 
SW10N SW4 ON SW10N 
0 1800 3600 Wt ...... 
SW3 ON SW6 ON 
wt --
SW2 ON SW5 ON 
VABr-----. 
=V 
VBN 
=VBflN 
vCAI 
=VCN-VAN 
edt -
[ 
I' '--------I Wt --
Figure 3.10 I nverter Switch Configu ration and Associated 
Switch Sequencing Diagrams for Producing a 
Set of Balanced Three-Phase Line-to-Line 
Voltage Waveforms at Terminals A, B, and C 
111-18 
(0443) 
of thei r spectral energi es are concentrated in thei r fundamental frequency 
components. 
By simply varyi ng the rate at whi ch the swi tchi ng sequence of Fi gure 
3.10 proceeds, the frequency of the motor excitation can be varied over a wide 
cont i nuous range. Thus, the bas i c requi rement of vari ab 1 e-frequency speed 
control is satisfied. However, a second key requirement for variable-
frequency speed control described in the preceding section is the capability 
of varying the applied motor voltage as the frequency is varied. Note that 
the simple waveforms displayed in Figure 3.10 do not satisfy this requirement 
since their amplitudes are fixed at the source voltage amplitude, Vbato 
One technique for providing this variable voltage capability is to add 
a power conversion stage between the battery source and inverter input to 
adj ust to the dc bus vol tage. Thus, the ampl i tudes of the Fi gure 3.10 wave-
forms become variable rather than fixed values. However, in order to avoid 
the cost of introducing this additional power stage, an alternate approach has 
been adopted which achieves this independent voltage control in the inverter 
stage itself. This is accomplished by increasing the sophistication of the 
inverter-stage switchi ng al gorithm usi ng pul se-wi dth modul at i on (PWM) 
techni ques adapted from communi cat ions systems work. Such PWM al gori thms 
provi de the dri ve des i gner wi th a powerful tool for shapi ng the inverter 
output waveforms. 
Si nce the voltage waveforms deli vered by the inverter pqwer stage are 
non-sinusoidal, undesirable harmonic components are present in the motor 
excitation waveforms of Figure 3.10. These harmonics produce pulsating 
torques and losses in the machine without contributing to the average torque, 
and hence reduce the system efficiency. Sufficient degrees of freedom are 
inherent ly prov i ded by the pul se-wi dth modul at i on a 1 gori thm to permi t the 
concentration of the spectral energy of the generated voltage waveforms in the 
fundamental frequency component. The ampl itude of the fundamental component 
is independently adjusted by means of a duty cycle control known as the 
modulation index. Further details about the implemented PWM voltage control 
algorithm are found in Section 4. 
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Fundamental voltage component amplitudes provided by the PWM alogrithm 
are 1 imi ted to a maximum value set by the source voltage, Vbat. In fact, 
under maximum output voltage conditions the motor terminal voltage waveforms 
are identical to the simple "six-step" waveforms as shown in Figure 3.10. As 
a resul t of thi supper 1 imi t, the propul s i on system has been des i gned to 
operate in two distinct regimes during a typical driving cycle. At all speeds 
below a base frequency fb' the motor voltage is controlled to follow a 
modified constant V/Hz program designed to hold the motor air-gap flux 
constant at its rated value. The resul t i ng torque-speed curves associ ated 
with excitation frequencies in this regime all have the same shapes and 
ampl itudes as illustrated in Figure 3.11. This operating regime is commonly 
referred to as the "constant torque" reg ime, cons i stent wi th the termi no logy 
typically appl ied to separately excited dc motors during variable armature 
voltage, fixed field strength operation. 
When the excitation frequency is increased to values exceeding the base 
frequency fb' insufficient battery voltage is available to maintain the motor 
air-gap fl ux at its rated value. Instead, the i nverter del i vers six-step 
waveforms to the motor terminals, providing a "full-on" motor voltage directly 
proportional to the battery terminal voltage. As explained earlier in this 
section, increasing the excitation frequency with a constant motor voltage 
results in a set of torque-speed curves with decreasing amplitudes as shown in 
Figure 3.11. Although the torque amplitudes of these curves actually scale as 
(l/fex 2) rather than l/fex' this operating regime is typically referred to as 
the "constant horsepower" reg ime; such termi no logy is cons i stent wi th that 
developed for separately excited dc motor drives to describe similar 
performance in the field-weakening operation regime. Note that a true 
constant horsepower operating locus can be achieved, i.e., Te a l/fex' 
provided that the rated operating point at the base frequency fb occurs at a 
slip less than the peak torque pullout slip. In this case, constant 
horsepower operation is achieved over a limited frequency range by gradually 
increasing the sl ip frequency until the peak torque value is reached at some 
elevated frequency, f2 (see Figure 3.12). Above f2' maximum available torque 
is limited to the (1/fex )2 locus described earlier. 
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In response to this program for motor excitation as a function of 
frequency, the full torque-speed operat i ng locus for the propul s i on system 
covers an area with the approximate shape shown in Figure 3.12. The 
compat i b il i ty of thi s torque-speed locus wi th the performance requi rements 
discussed in Section 2.3 is quite evident by a comparison of Figure 3.12 and 
Figure 2.4. As indicated in Figure 3.12, the torque-speed operating locus for 
regenerative operation (negative braking torque is essentially the mirror 
image of the motoring locus (positive propulsion torque) reflected about the 
speed axis. This property results from the fundamental symmetry of the 
induction motor's torque-speed curve (Figure 3.6) about the zero-torque 
synchronous speed point during fixed-frequency constant voltage operation. 
Figure 3.12 represents a simplified and somewhat idealized sketch of 
the propulsion system's operating locus intended to illustrate the fundamental 
concepts. The actual operating locus for the assembled prototype system as 
presented in Section 6 of this report deviates somewhat from this idealized 
shape due to controller implementation details which will not be addressed 
until later in this report. Notwithstanding, Figure 3.12 contains sufficient 
detail to set the stage for the propulsion system control strategy description 
presented in the following sections. 
Slip Control Strategy 
The propul s i on system control modul e must respond to operator torque 
requests by properly adj ust i ng the motor exc i tat i on frequency and termi na 1 
voltage to produce the desired torque. Several different strategies for 
executing this coordinated voltage and frequency excitation control have been 
developed over the years, each distinguished by its particular performance and 
implementation characteristics. One implementation feature shared in common 
by nearly all of these candidate control strategies is the necessity of a 
motor shaft tachometer. The availability of shaft speed information provides 
a powerful feedback variable to the control module for achieving system 
performance objectives. Although the undesirability of a tachometer in the 
propulsion system is generally acknowledged because of its expense and 
fragi 1 i ty, a sat i sfactory strategy for eli mi nat i ng thi s key component is not 
yet commercially available. 
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The pri nc i p 1 e of the chosen cont ro 1 strategy can be best desc ri bed by 
referring to the expanded plot of the motor torque vs. motor speed 
relationship in the vicinity of the excitation frequency shown in Figure 
3.13. Rotor speed in this figure is plotted as a difference frequency between 
the excitation and rotor frequencies (fex-fr ), referred to henceforth as the 
sl ip frequency, fSJ/,. Note that the developed motor torque is very sensitive 
to slip frequency values for a high efficiency induction motor; motor torque 
increases from zero to its rated value as the slip frequency changes by 
approximately 1 Hz. 
Provided that the motor magnetic air-gap flux is held constant, the 
developed motor torque as a function of slip frequency plotted in Figure 3.13 
is independent of exc i tat i on frequency, f ex. That is, the developed torque 
will remain constant as the vehicle speed varies, provided that the excitation 
frequency is adjusted to hold the difference frequency between the shaft speed 
and the excitation frequency constant, and the excitation voltage is adjusted 
to maintain the motor flux constant as well. This feature provides the basis 
for a powerful torque regul ation scheme known generally as sl ip control. 
Since the instantaneous shaft frequency, fr' is available from the tachometer, 
the inverter excitation frequency, fex' is controlled by adding or subtracting 
an adjustable di fference frequency, f s J/, to the rotor frequency. A schemat i c 
drawing of the basic slip control configuration is quite straightforward, as 
shown in Figure 3.14. One of the desirable characteristics of this control 
scheme is the near-linear dependence of motor torque on slip frequency in both 
the motoring (positive torque) and regenerative braking (negative torque) 
regimes. This linearity becomes seriously degraded only if the slip frequency 
is increased to values in the vicinity of the peak torque pullout slip. 
Independence of motor excitation frequency and motor torque during slip 
frequency control is dependent on the condition of constant amplitude of the 
rotating magnetic air-gap flux wave. This flux amplitude must be held 
constant despite changes in the machine excitation frequency and torque 
loading which would change the flux amplitude if the voltage were held 
constant. The dependence of flux on frequency and loading can be described 
most easily with the help of the machine steady-state equivalent circuit, 
shown in Figure 3.15. Air-gap flux magnitude can be expressed as the product 
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of magnetizing inductance and the current through this circuit branch, That 
is, 
, Lm' I\ag = 1m [3.4J 
As described earlier, the inductive nature of the motor equivalent 
circuit impl ies that, as a first-order approximation, motor voltage must be 
increased linearly with frequency to maintain constant flux. However, this 
simpl ified relation does not account for the effect of the machine loading". 
As the developed motor torque increases, the impedance of the rotor branch of 
the motor equivalent circuit decreases because of the increase in slip, s, 
which reduces Rrjs. For a given motor voltage amplitude and excitation 
frequency, an increase in the rotor current causes a decrease in the 
magnet i zi ng current, i m' because of increased stator res i stance and 1 eakage 
reactance vol tage drops. Thus, the fl ux ampl i tude decreases as the motor 
loading increases, assum'ing constant voltage excitation. This phenomenon is 
exactly analogous to the speed regulation of a de motor with loading caused by 
the armature resistive voltage drop. 
Flux Regulation 
Various strategies are available for regulating the magnitude of the 
air-gap flux. One class of flux regulation schemes relies on special flux 
transducers such as Hall effect probes and vol tage-sens i ng coil s install ed 
inside the machine. By directly measuring the flux amplitude, a closed-loop 
regulator can be designed to adjust the motor excitation to hold the flux 
ampl i tude constant despi te frequency and 1 oadi ng changes. Unfortunately, 
there are no manufacturers who produce standard i ndustri a 1 grade induction 
motors with flux sensors installed as standard equipment; rather, such sensors 
must be ret rofi tted into the motor at cons i derab 1 e expense. Cons i stent wi th 
the goal of designing an economical propul sion system based on the standard 
industrial grade induction motor, a decision was made to consider alternatives 
to internal flux sensors for flux regulation. 
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Although alternative motor variables such as phase currents are 
available for closing a flux regulation loop, one of the most straightforward 
approaches to controlling flux amplitude uses an open-loop configuration based 
on a priori knowledge of the motor's eqivalent circuit. Although an open-loop 
scheme by its nature sacri fi ces some accuracy in the fl ux regul at ion, the EV 
propulsion system performance requirements provide sufficient flexibility to 
assure the scheme's viability in this application. In particular, the most 
important characteristic of the torque-to-input command signal relationship is 
monotonicity rather than precise linearity. 
Although implementation details of the flux regulation scheme will be 
reserved for the following section, the nature of this scheme can be described 
here in a straightforward manner. The ampl itude of the air-gap flux (Aag) 
during steady-state operation is a unique function of the excitation frequency 
(fex ), the excitation voltage amplitude (VS), and the generated torque (Te). 
That is 
[3.5J 
If we demand that the air-gap flux be held constant, then the 
exc i tat ion voltage can be expressed as a un i que funct i on of the other two 
variables, frequency and torque. That is 
VS :: [3.6J 
Although a direct measurement of the developed torque is not available 
in the implemented system, equality of the torque command, Te*, and the actual 
torque Te is implicit in the regulating nature of the control circuitry. Thus 
the expression for the voltage can be rewritten as 
s e*) V :: g2 {fex' T [3.7J 
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where both fex and Te* are explicitly available as control inputs. This 
calculation is displayed schematically in Figure 3.16. Vs* is shown in the 
figure with an asterisk since the output of this block is a commanded value 
which is delivered to the pulse-width modulation circuitry. 
The actual excitation voltage delivered to the motor is limited to a 
maximum value VSmax which is directly proport'ional to the battery voltage. 
Hence, the PWM control circuitry simply saturates at this maximum value when 
the command signal Vs* exceeds VSmax • This has the effect of causing the flux 
amplitude to falloff inversely with excitation frequency for further 
frequency increases. As described in a previous section, such operation 
corresponds to the "constant horsepower" regi me since the amp 1 i tude of the 
torque-speed curve decreases for further increases in the excitation 
frequency. As a result of entering this operating regime, the slope of the 
torque vs. slip frequency characteristic shown in Figure 3.13 gradually 
decreases as the frequency increases above the transition value. In other 
words, the I ga; n I of the system IS accelerator pedal re 1 at i ng the torque to 
pedal position falls off at elevated speeds in the constant horsepower regime. 
Dynamic Performance 
Two issues which are of interest with respect to the dynamic 
performance of any candidate control alogrithm are the system stabil ity, and 
dynami c response to input command changes. Dynami c characteri st i cs of the 
slip frequency control system are generally quite compatible with the 
performance requirements for an electric vehicle propulsion system. General 
features of these dynamic characteristics will be described in the following 
paragraphs. 
In the strictest sense, any torque controller is statically unstable at 
all operating points when driving a constant torque load which is independent 
of speed; spec i fi ca lly, any di fference between the motor and load torque 
causes the motor to accelerate. Provided that this is the case, it has been 
shown that the dynamic stability of a slip-frequency controlled drive is 
superior to that of a conventionally excited motor with independent voltage 
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Figure 3.16 Schematic Diagram of Stator Voltage Calculation Algorithm 
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and frequency exc i tat ion. 5 That is, the dampi ng ratio of the domi nant poles 
in the slip-frequency controlled system is generally higher than those of a 
comparable conventional system. This is of particular importance at low 
excitation frequencies in the range of 10 to 20 Hz where conventionally-
excited induction motors typically operate under conditions of marginal 
dynam~c stability.6 
Transient response of the developed motor torque to step changes in the 
input torque command is the second important dynamic issue. During the course 
of the doctoral thesis work of A. Miles at the University of Wisconsin 5, the 
dynamic response of the basic slip-frequency torque controller was 
investigated at a variety of operating points. Using the parameters of the EV 
propul s i on system, anal yt i cal resul ts deri ved from thi s work show that the 
small-signal transient torque response of the slip-frequency system is 
domi nated by a decayi ng time constant of 100 ms or 1 ess over the full motor 
operating speed range. More detailed examination of the system natural 
frequenc i es i nd i cates that the step transient torque response is adequately 
damped at all speeds, with a slightly oscillatory underdamped response 
occurring at excitation frequencies of 30 Hz (900 rpm) and lower. Experience 
wi th the actual system has generally borne out these cal cul at ions, although 
sampl i ng delays introduced by the control logic impl ementat i on have extended 
the dominant time constant of the torque response to the range of 150-200 ms 
for most operating conditions. In addition, an adjustable RC circuit has been 
included in the torque control logic to allow the dominant time constant to be 
further extended by contro 11 i ng the ri se/fa 11 time of the operator torque 
request. 
Control System Implementation 
As described in the last section, the propulsion system is given the 
characteristics of a torque controller by means of a slip-frequency control 
scheme requiring air-gap flux regulation. Implementation descriptions for 
this control system are presented in this section at the block diagram level, 
leaving detailed logic hardware and software presentations for later sections. 
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In order to place the control system in its proper perspective, Figure 
3.17 provides a block diagram of the entire propulsion system. The voltage 
modulator logic prepares the thyristor gating signals according to a 
pulsewidth modulation algorithm. These signals are delivered to the inverter 
power stage where the actual dc to variable frequency, variable voltage power 
conversion takes place. Systems control functions are centralized in the 
system control module which gathers the necessary internal transducer signals 
as well as the. operator torque request in order to perform the control 
functions. In addition, the system sequencing (e.g., start-up) and protection 
functions are performed in the system control module. At the heart of this 
module is a microprocessor which accomplishes many of these tasks via software 
real-time control. 
A block diagram of the slip-frequency torque control algorithm 
performed in the system control module is presented in Figure 3.18. The lower 
half of this diagram consists of the induction motor slip-frequency control 
algorithm while the upper half executes the necessary flux regulation. Each 
of these two sections will be described in turn. 
Slip Frequency Control Functions 
The slip-frequency control functions are conceptually straightforward. 
First, the operator torque request, Te*, is converted into an equivalent slip 
frequency command, f*s~. The relationship between the developed motor torque 
and applied slip frequency is nearly linear in the useful slip operating range 
between 3 Hz (motori ng operation) and -3 Hz (regenerative braking). Ouri ng 
rated flux operation this torque-slip relationship is essentially independent 
of the excitation frequency, with the motor torque increasing at a rate of 30 
N-m per 1 Hz slip frequency in both the motoring and braking regions. This 
relationship has been plotted previously in Figure 3.13. 
As a result of the simplicity of the actual motor torque-slip frequency 
relationship (Te = g [fs~])' the inverse of this relationship (fs~ = g-l [Te]) 
can be modeled very adequately as ali near funct i on for both motori ng and 
braking. 
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where the asterisks signify command values. 
A reasonable choice for the gain constant, K, value is the reciprocal 
of the rated flux torque-slip curve slope, which is (1/30) Hz slip frequency 
per N-m torque request. That is, 
K = .033 Hz/N-m 
As a resul t of th; s impl emented sl i p frequency al gorithm, the overall 
system ga in re 1 at i ng the actual developed motor torque (Te) to the torque 
request (Te*) remains nearly constant at 1 throughout the lower speed constant 
flux region. However, at speeds above roughly 3600 rpm the system enters its 
declining air-gap flux regime, causing the slope of the motor torque-slip 
curve to decrease as speed is increased. A decision was made to hold the 
value of gain constant K relating the slip and torque requests fixed at .033 
Hz/N-m at all speeds. As a result, the over all system gain Te/Te* decays in 
the flux weakening region as 1/(fb/ f ex)2, where f ex is the excitation 
frequency and fb is the transition frequency value separating the constant 
flux and flux weakening regimes. Since the highest allowable excitation 
frequency value is approximately twice the transition value, the system gain 
decreases from 1 at lower frequenc i es (f ex < 3600 rpm) to approximately 0.25 
at the highest excitation frequencies. 
A second task performed in the slip frequency algorithm block is a safe 
operating regime current limit function. Under steady-state operating 
conditions, the current drawn by the motor is uniquely determined by the slip 
frequency and air-gap flux. In fact, at any given flux level, the motor 
current is a monotonically increasing function of slip frequency which is 
symmetrical for the motoring and braking regimes. Thus, by limiting the slip 
frequency command magni tude, f* s $/,' a current 1 imi t function is obta i ned. Thi s 
functional relationship is known schematically in Figure 3.18 as part of the 
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control system block diagram. The actions of the slip frequency algorithm 
block in this figure are summarized by the following equations: 
f*s~ = K Te* ,~< Te* < .!.lli 
K K 
[3.9J 
:::: fs R,l, T* f s~l >--
K 
[3.10J 
= f s~2' T* < f SR,2_ K [3.11J 
f s~1 :::: hI (fex ) [3.12J 
f SR,2 :::: h2 (fex) [3.13J 
These relationships are illustrated in Figure 3.19. Note that the 
positive slip frequency limit, fs~l and the negative limit, fs~2' are 
identical at each excitation frequency except at low speeds below 1200 rpm(40 
Hz), where f s~2 is set at zero. As a resul t, regenerative braking is not 
permitted below 40 Hz in order to avoid undesirable current peaking in a speed 
regime where there is little kinetic energy available for regenerative 
recovery. This issue will be described in more detail later in this section. 
The positive slip frequency limit is held at 3 Hz throughout the 
constant flux frequency range (0 to 120 Hz) corresponding to a maximum 
motoring torque of 90 N-m. At frequencies above 120 Hz corresponding to flux 
weakening operation, the slip limit is progressively relaxed since the motor 
current and torque developed at each slip frequency gradually decreases as the 
excitation frequency is raised. In this manner the steady-state motor rms 
phase current is held within a limit of approximately 350A at all speeds. 
Of the various elements composing the system control block diagram in 
Figure 3.18, the only one accomplished using hardware rather than software is 
the slip frequency/shaft speed summation operator. This opertion is critical 
to the entire system since the quality of torque regulation depends directly 
on the accuracy of the slip frequency addition. Considering the fact that 
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rated slip is less than 2% of the rated motor speed, there is an acute demand 
for techniques which permit a small frequency to be accurately summed with a 
much larger frequency. This goal has been achieved quite admirably in the 
designed system using special phase-locked loop techniques together with rotor 
speed information derived from a shaft-mounted optical encoder. Details of 
this hardware will be presented in a later section of this report. For this 
discussion it is only necessary to note that slip frequency values can be 
accurately summed with arbitrary rotor shaft frequency values at a slip 
frequency resolution of better than 0.1 Hz. 
The result of this summation process is a pulse train which is 
delivered to the voltage modulator block of Figure 3.17, directly setting the 
fundamental frequency of the inverter power stage fex • In addition, the value 
of fex is an important parameter used internally in the system control module 
at two key points as shown in Figure 3.18. One of these calculations consists 
of setting the slip frequency limit as a function of the excitation frequency 
as described in the preceding paragraphs. In addition, the excitation 
frequency information is used in setting the voltage amplitude of the inverter 
output waveforms. This issue of motor flux regulation, which comprises the 
upper half of the system control module block diagram in Figure 3.18, is 
described in the following paragraphs. 
Desired Terminal V/Hz Alogrithm 
The role of the flux regul ation algorithm is to control the ampl itude 
of the inverter output fundamental frequency vol tage component so that the 
machine's internal air-gap flux magnitude is maintained nearly constant, 
independent of operating condi t ions. Th is constant fl ux a 1 gori thm has an 
adverse effect on system efficiency under light-load conditions due to the 
losses associated with establishing this flux. However, the desire for a 
straightforward microprocessor-compatible control algorithm and the 
infrequency of light-load conditions during typical driving cycles, the 
constant flux algorithm represents a good compromise between system efficiency 
and complexity. 
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As discussed earlier in this section, a prior knowledge of the 
machine's equivalent circuit is used to calculate the necessary terminal 
voltage for constant air-gap flux as a function of excitation frequency and 
desired motor torque. Inspection of the equivalent circuit is sufficient to 
deri ve the express i on for termi na 1 vol ts/ Hz, At, as a function of rated a i r-
gap flux Aag rated) (in V/Hz), slip frequency, and excitation frequency. 
Strictly spea~ing, use of this expression requires one to assume that this 
system is continually operating under steady-state or quasi-steady-state 
conditions. The linearized expression for torque as a function of slip 
frequency during constant fl ux operation, (Te* = K f~t), is used to el iminate 
the frequency variable in favor of torque, yielding the final desired 
relationship 
V1 JUt 
- - At = Aag rated f ex V3 
[3.14J 
where Aagrated is the rated air-gap flux amplitude and At is the motor 
terminal equivalent flux, both in V/Hz. 
Us i ng the measured parameters of the induction motor, the rat i 0 of 
terminal volts per Hertz (line-to-neutral) to the desired constant air-gap 
flux (in V/Hz) is plotted in Figure 3.20 as a function of the desired torque 
for a family of excitation frequency values. This relationship has been 
linearized for microprocessor implementation and then adjusted empirically to 
improve torque/excitation frequency independence, yielding the following 
simplified expression in its final form 
* At = 0.36 + Al x Tl x fS2 [3.15J 
where Tl = l/fex fex < '25 Hz 
= 1/25 f ex ;;, 25 Hz 
and 
Al = 0.9 fsJ?, > 0 
Al = 0 f st < 0 
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This expression is plotted in Figure 3.21 in a form which permits easy 
comparison with the analytical expression derived directly from the equivalent 
circuit and plotted in Figure 3.20. Such a comparison indicates that the 
curves are quite similar in the motoring regime (fSR. > 0), however, the 
implemented terminal V/Hz expression in the regenerative region (fSR. < 0), 
departs from the calculated curves of Figure 3.20. This notable departure 
requires an explanation, and leads naturally into a discussion of the 
rationale for the closed-loop terminal V/Hz control configuration which 
follows the voltage control algorithm block in Figure 3.18. 
Closed-Loop Flux Regulator Rationale 
First, attention must be turned to the interaction of the pulse-width 
modul at ion al gorithm and the inverter power stage. The effect i ve ampl i tudes 
of the output voltage waveforms are adjusted by means of a duty cycle control 
parameter known as the modulation index which introduces "notches" of variable 
widths into the output voltage waveforms. Additional details on the 
implemented PWM algorithm are given elsewhere in this final report. For this 
discussion, the important point is, as a result of the implemented inverter 
thyristor gating strategy, the output voltage is dependent on load power 
factor in addition to the modulation index and the battery terminal voltage. 
As described in Section 3.3, the thyristor gating strategy selected for 
implementation required trade-offs between the quality of the output PWM 
waveform and inverter efficiency. Thus, in each of the three inverter legs, 
only one of the thrystors is al ternately gated on and then commutated duri ng 
each hal f-cyc 1 e of PWM operat ion. Ouri ng the "off" i nterva 1 s, the inverter 
depends on current flow through the compl ementary free-wheel i ng di ode to pull 
the motor terminal voltage to the opposite bus potential since the 
complementary thyristor is never triggered. This situation is shown in Figure 
3.22a. This scheme was adopted because it results in one-half the number of 
thyristor commutations required by the conventional triggering scheme, leading 
to an important reduction in the inverter commutation losses. 
II I - 41 
At TERMINAL V/Hz 4.0, 
Aag AIR-GAP V/Hz RATED 
rated 
2.0 
EXCITATION 
FREQUENCY, 
fex = 3Hz 
fex = 30Hz 
-=::::::~~~::::::=:;;"~~~~;;~::::::::::~f~e:x:-=120HZ 30Hz 
10Hz 
+- REGENERATION MOTORING -> 
-5.0 
Figure 3.20 
o 
-3.0 -1.0 0 1.0 3.0 5.0 
SLIP FREQUENCY, fs~ [Hz] 
(0453) 
Desired At/Aag rated Ratio as a Function of Excitation 
Frequency and Slip Frequency for Constant Flux 
Operation (calculated using motor equiv. circuit parameters 
of Figure 3.3) 
111-42 
TERMINAL V/Hz 
A AIR-GAP V/Hz, RATED 
agRATED 
A _ .36 V (I ine to neutral) 
agRATED - --------
Hz 
4.0 
2.0 
f ex = 3Hz, 10Hz, 30Hz, and 120Hz I ...... ~_ 
-5.0 -3.0 -1.0 1.0 
<-- REGENERATION MOTORING-+ 
o 
I 
3.0 
EXCITATION 
FREQUENCY 
f ex = 3Hz 
I 
5.0 
fex = 30Hz 
and 120Hz 
SLIP FREQUENCY, fs~ 
[Hz] 
(0454) 
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As long as the load power factor approaches 1.0 (motoring under load) 
so that each phase voltage and current is in phase, the adopted t ri ggeri ng 
scheme yi e 1 ds exactly the same resul ts as when all of the thyri stor gat i ngs 
and commutations are performed. However, this is no longer true when the 
motoring load is decreased and reversed into a braking load so that the power 
factor exceeds 900 (phase voltage and current progressively more out of 
phase). Ouri ng any i nterva 1 in wh i ch the motor phase current is of oppos i te 
polarity to the associated fundamental frequency phase voltage (Figure 3.22b), 
the unava il abil i ty of the comp 1 ementa ry thyri stor for current conduct ion 
affects the voltage waveform. Instead, the current must flow through the 
free-wheeling diodes, forcing the motor terminal voltage to bus potentials 
opposite from those specified by the desired PWM algorithm. As illustrated in 
Figure 3.22b, notches disappear from the output voltage waveform, changing the 
fundamental frequency voltage amplitude. 
This notch disappearance phenomenon results in the aforementioned 
sensitivity of the output voltage amplitude to load power factor. In 
addition, the output voltage is directly proportional to the propulsion 
battery voltage, reflecting its present state-of-charge. Clearly, the output 
voltage is not solely dependent on the PWM modulation index setting. Thus, 
the decision was made to adopt a closed-loop control scheme which regulates 
the modulation index in order to keep the motor terminal V/Hz setting as close 
to the des i red value as poss i b 1 e, compensat i ng for the other dependenc i es. 
Such regulation scheme is feasible because the output voltage amplitude has a 
monotonically increasing dependence on the modulation index. 
The closed-loop V/Hz regulation scheme works very effectively 
throughout the motoring regime. However, as increasing regenerative braking 
torques are call ed for, the gradual di sappearance of output vol tage waveform 
PWM notches makes it more difficult for the modulation index to exert 
effect i ve cont ro 1 of the motor termi na 1 voltage. Thus, there was no need to 
develop a sophisticated algorithm for calclating the desired terminal V/Hz in 
the regenerative region (Figure 3.21, f st < 0) since, to a large extent? the. 
motor sets its own operating voltage during regeneration. The resulting 
nonlinearity in the regenerative torque dependency on slip frequency, which is 
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Figure 3.22 Basis for Influence of Load on Motor Terminal Voltage During PWM 
Operation 
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not particularly severe, is part of the price paid for a substantial reduction 
in inverter commutation events and, hence, losses during motoring. 
It is important to note that Volts per Hertz regul at ion is only an 
issue during P~M operation at vehicle speeds less than roughly 48.3Km/h 
(30mph), (f ex :: 140 HZ). At a 11 hi gher speeds the motor ca 11 s for more 
terminal voltage than the propulsion battery/inverter combination can 
provide. Thus, the closed-loop regulator saturates with the modulation index 
at its maximum value, resulting in simple six-step voltage output waveforms 
throughout the fl ux weakeni ng speed regime. Si x-step exci tat ion is fully 
compatible with regenerative motor operation, having no counterpart to the 
notch di sappearance phenomenon whi ch occurs duri ng PWM ope rat i on at lower 
speeds. Thus, it was necessary to restrict regenerative operation by means of 
the sl ip frequency limit only for excitation frequencies of 40 Hz (1200 rpm) 
and under. 
Flux Regulator Algorithm 
At the heart of the terminal V/Hz regulator implementation is the 
modulation index control block of Figure 3.18 which converts the error signal, 
EV' representing the difference between the desired and measured motor 
V / Hz, into a modul at ion index command. Thi s control funct ion is executed by 
means of a proportional-integral (PI) algorithm implemented in the 
microcomputer's software. This digital algorithm has been designed to emulate 
the action of a PI controller in its more familar analog configuration 
according to the expression 
t 
mi :: Ap EV + f AI EV dT 
to 
[3.16J 
where rni is the value of modulation index at time t, Ap is the proportional 
analog controller gain, AI is the integral controller gain, and EV is the 
motor terminal V/Hz error. In its analog equivalent form, note that the 
presence of the integral term prevents the control loop from reaching a steady 
state cond it ion (dmi / dt = 0) unt il the error signal is forced to zero (EV :: 
0). 
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In the frequency domain, the PI controller law can be expressed in its 
Laplace transfonn form as 
M;(s) = £v( s) [3.17J 
s 
where Mi(s) and £v(s) represent, respectively, the Laplace transforms of the 
modulation index and the V/Hz error, and 5 (= jw) is the complex frequency. 
The adopted digital implementation of the PI controller law is 
expressed as a difference equation relating the new values of the control 
variables to their most recent values one control cycle earlier. Since the 
measured termi na 1 Volts per Hertz ; s updated once per exc i tat i on frequency 
cycle, the digital controller cycle time is conveniently set equal to the 
excitation frequency period, Tex = l/fex• Thus the digital PI controller law 
can be written as 
Mi(new) = Mi(old) + ~ml [3.18J 
where, ~ml = [Dp(new) £v(new) - Dp(old) £v(old)J + D1(new) £v(new) 
where the "new" subsc ri pt represents updated va 1 ues of va ri ab 1 es, whereas 
"old" subscripts represent variable values one cycle time earlier, Dp 
represents the gain of the digital proportional controller and 01 is the 
integral controller gain. Note that II new" and "old" subscripts are added to 
the gain values as well as to the modulation index and error values because 
these gains need not be constants. Provided that the dynamics of the 
controlled process are slow compared to the digital controller update 
frequency, the analog and digital controller update frequency, the analog and 
digital PI controllers will perform identically if Ap equals Dp and AI equals 
the product DIfex' where fex is the digital controller update frequency. 
Based on a combination of analytical and empirical results, it was 
found necessary to adjust Dp and 01' the digital proportional and integral 
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ga ins, as a funct i on of the exc i tat i on frequency. The implemented funct ions 
for Dp and 01 are plotted in Fi gure 3.23 over the full PWM frequency range, 
wi th the Dp/D I rat i 0 held at a constant va 1 ue of 2.0 over th is full range. 
Heurisically, it makes sense that, over much of this range, the gains increase 
with frequency, since the terminal V/Hz becomes less sensitive to modulation 
index as the excitation frequency increases. At higher frequencies 
approaching the upper limit of PWM operation, the gains are gradually 
decreased in order to ease the transition between PWM and six-step excitation 
operat i on. A bi t of the dynami c response speed is sacri fi ced as a resul t of 
decreasing these gains, but the resulting transition smoothness justifies the 
compromise. 
One aspect of the digital PI controller operation which ;s not 
reflected in the analog version is digital quantitization error. For example, 
a finite deadband exists around zero error in the digital controller for which 
the integral controller does not respond at all because of the quantitization 
effect. The width of this deadband varies as 1/01 V/Hz, preventing a hunting 
i nstabi 1 i ty from occurri ng near zero error. Thi s feature works very well 
except at very low frequencies where the deadband gets so wide that 
undesirable steady-state V/Hz errors occur, allowing motor iron saturation and 
torque ; naccurac i es. As a resul t, for exc i tat i on frequenc i es below 14 Hz a 
second integral controller gain tenn is introduced as follows 
f ex < 14 Hz [3.19J 
L1m2 ::: Dk EV [3.20J 
where mi(new)' mi(old)' and L1ml have been defined previously. 
By implementing this auxiliary integral controller so that it has no 
deadband, the problem of steady-state V/Hz errors during low frequency 
operation is eliminated. The gain Ok in this second integral controller is 
purposely set at a constant va 1 ue of 2.0 so that the system dynami cs are 
domi nated by the AmI proport i ona 1- integra 1 gain terms. In th is manner 
acceptab 1 e regul ator performance is achi eved at all ope rat i ng frequenc i es 
throughout the PWM excitation regime. 
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Motor Terminal V/Hz Transducer 
The final topic which requires discussion in this section is the 
structure and operation of the motor terminal Volts per Hertz transducer. 
More spec i fi ca lly , the motor vari ab 1 e of interest is the rat i 0 of rms 
fundamental frequency terminal voltage to excitation frequency, or VI.tn/fex • 
Since the motor terminal voltages have nonsinusoidal PWM waveforms, extracting 
the V/Hz term of interest is not a trivial task. Although rms conversion 
integrated ci rcui ts do exi st whi ch coul d perform the task, they requi re a 
tunab 1 e fi 1 ter to provi de accurate readi ngs with acceptable dynamic response 
over a wide excitation frequency operating range. After investigation, this 
approach was rejected. 
Instead, a special V/Hz transducer circuit was designed and built which 
performs an on-line Fourier transform of the motor terminal voltage according 
to the expression 
tn 1 llf ex 
~ = - f VS (t) sin (21Tfext) dt 
f ex V"2 0 
[3.19J 
where VS(t) is the periodic line-to-neutral motor terminal voltage waveform 
varying at frequency f ex = l/Tex' This expression yields the entire 
fundamental component of VS(t) as long as the fundamental component of VS(t) 
and sin(21Tfext) are exactly in phase. Fortunately, the fundamental component 
of the PWM line-to-neutral motor voltage waveforms are synchronized with 
reference sine waves generated inside the PWM modulator hardware. Thus, by 
mul t i pl yi ng an attenuated reproduct i on of one of the three motor 1 i ne-to-
neutral vol tage waveforms wi th the appropri ate reference si ne wave, and then 
.tn 
integrating this product, a new reading of the desired quantity VI /fex is 
available at the end of each excitation period. 
A block di agram of the V /Hz transducer is provi ded in Fi gure 3.24. A 
fast differential amplifier configuration is used to produce the attenuated 
motor line-to-neutral voltage signal. Be feeding this analog signal and the 
reference sine wave digital signals as inputs to a multiplying DIA converter, 
the required product is formed in real time. An operational amplifier 
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integrator circuit then integrates this product every cycle, being reset at 
the end of each cycle by an FET switch. Immediately preceding this reset 
pul se the integrated product value (an analog signal) is sampled by an IC 
sample-and-hold circuit; this level, representing the most recent reading of 
motor Volts per Hertz, is held until the next reading becomes available at the 
end of the cycle. 
The gain of the V/Hz transducer varys little throughout the excitation 
frequency and 1 oadi ng operat i ng ranges duri ng motori ng operat ion. On the 
other hand, gain falls off somewhat during regeneration due to a phase shift 
wh i ch develops between the reference sine wave and the fundamental component 
of the motor line-to-neutral voltage. This decay in gain, caused by the PWM 
notch disappearance phenomenon described earlier in this section, is 
compensated in the mi crocomputer software, assuri ng acceptable performance 
under all operating conditions. 
3.3 Power Inverter Design 
The power inverter is the phys i ca 1 imp 1 ernentat i on of the six swi tch 
array illustrated in Figure 3.10. Physically, each switch in the inverter is 
a thyristor, a semiconductor device which latches into conduction when a 
voltage is appl ied to its control or gate terminal. The device regains its 
voltage blocking capabil ity when an external negative voltage is appl ied to 
the thyri stor I s anode-cathode termi nal s for a mi nimum time peri od determi ned 
by the device characteristics. If this reverse bias time is short, less than 
15~S, the device is considered an inverter grade SCR or thyristor. Thyristors 
were chosen to impl ement the inverter swi tch array because they are read; ly 
available at low cost with suitable power handling capabilities. 
A 1 though SCR I s woul d appear to offer a superi or impl ementat ion 
advantage when compared to trans i stors, the external ci rcuitry requi red to 
turn-off the SCR, or reverse bias the anode-cathode terminals, complicates the 
SCR inverter circuit implementation. This additional circuitry is generally 
termed the main SCR commutation circuitry. It was a goal in this program to 
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select an inverter circuit topology which required a minimum of additional 
circuit components to acccmplish the commutation function. The topology which 
was selected to meet th is goal is generally termed a bus-commutated inverter 
and requires a minimum of commutation components. 
Figure 3.25 illustrates the schematic diagram of the inverter power 
stage. The components shown may be grouped into two sub-circuits, one 
consisting of the main conduction devices, and the second the commutation 
circuitry. Those components to the right of the dotted line in Figure 3.25 
ca rry the three motor phase currents, and those to the 1 eft of the 1 i ne are 
used to commutate the main SCR's. A description of the operation of the bus-
commutated inverter is useful to understand the advantages and limitations of 
this inverter topology. 
Commutation Sequence Description 
To set the stage for a commutation cycle, initial conditions of the 
inverter must be established. Figure 3.26 illustrates typical initial 
conditions. As shown in Figure 3.26, the motor phase terminals A and Bare 
connected to the plus battery term; na 1 v; a SCR lsI and 3 and motor phase 
terminal C is connected to the minus battery terminal via SCR 2. The inverter 
is to be reconf; gured such that motor term; nal A ; s connected to the mi nus 
battery terminal. The polarities of the commutation capacitors C1 and C2 are 
as shown in Figure 3.26. 
SCR7, which is blocking VCl' is gated into conduction to initiate the 
commutation of upper bus thyristors. This places the top commutation 
capacitor voltage VCl across the transformer windings TIA and TIB. If the 
voltage across TIA is greater than the battery voltage, then all three 
thyristors in the upper bus (SCRl,3,5) will be reverse biased. This can be 
shown by tracing a path in the circuit of Figure 3.26 from anode to cathode of 
each device. This path starts at the common anode connection, goes through 
TIA, the battery, and one of the lower bus diodes (02, 4, or 6) to the cathode 
of ei ther SCRl, 3 or 5. The only s i gni fi cant voltage drops encountered are 
those across TIA and the battery. This event allows all of the upper bus 
thyristors to regain their blocking state. 
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Capacitor CI will now discharge through the two paths shown in Figure 
3.27. The time constant of this discharge is determined by the inductance and 
capacitance of the commutation circuit components. For a successful 
commutation, the main devices must be reverse biased for some minimum turn-off 
time, T qmi n, a characteri st i c of the devi ces. For the devi ces used in the 
Goul d inverter, T qmi n ~I Opsec. Thus, the voltage across TIA must rema in 
greater than battery voltage for this time period. 
Ouri ng the commutation i nterva 1, the motor phase currents are carri ed 
by the freewheeling diodes 04-06. In Figure 3.27, the current paths shown are 
those consistent with positive lAS and ISS phase currents immediately prior to 
the commutation. 
Note that as shown in Figure 3.27, during the commutation interval, all 
three motor phases are connected to the neg at i ve battery termi na 1 • Thus, 
duri ng the commutat ion i nterva 1, the voltage appl i ed to the motor is zero. 
Figure 3.28 shows the effect of this "notch" or zero voltage interval on a 
typical line to line motor voltage waveform. 
After successfully turning off all conducting upper bus thyristors, the 
upper commutation capacitor CI continues to discharge. At some point, after 
its voltage has reversed polarity, the transformed potential appearing across 
TIC (coupled to TIA and TIB) becomes greater than the battery voltage, forward 
biasing SCR9. When the capacitor Cl reaches a predefined negative voltage, 
SCR9 is gated into conduction. Since the transformed capacitor voltage was 
greater than the battery voltage now applied across TIC, the actual capacitor 
vol tage, V CI is greater than that ac ross TIA, B. Thus, SCR7 is reverse 
biased, and turns off. For the rest of the interval, the commutation 
capacitor voltage remains constant. The energy that was contained in the 
transformer windings TIA and TIS is transferred to TIC, and is returned to the 
battery via the current path shown in Figure 3.29. 
The clamp thyristor can be fired any time after the transformed 
potential across TIC is greater than the battery voltage. This allows limited 
control over the final commutation capacitor voltage, and, thus, over the 
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initial voltages on C1 and C2 for the next commutation. The mi nimum 
attainable commutation voltage is determined by transformer parameters and the 
battery potential, while the maximum is 1 imited only by circuit components. 
After the clamp thyri stor SCR9 is fi red, the appropri ate rna in devi ces 
may be enabled to reconnect the motor phases to the desired battery 
terminals. In the case examined here, SCR2 has remained in conduction, so 
only SCR3 and SCR4 need be triggered, completing the transfer of motor 
terminal A to the negative battery terminal "illustrated in Figure 3.30. 
If the upper bus main thyristors are enabled before the current in TlC 
goes to zero, the remai ni ng energy in TIC wi 11 be transferred, through TIA, to 
the motor. This is usually the case, as it allows a shorter commutation 
II notch ll in the motor voltage waveform. However, any transferred energy in 
excess of that necessa ry to atta in the requ ired dc bus current through TIA 
will be di S5 i pated in the upper bus ma in semi conductors. The path of the 
excess current, for the case examined here, is shown in Figure 3.319 Thus, a 
compromi se must be reached between the des ire for a short voltage waveform 
notch, and the need to return a sufficient amount of energy to the battery 
before the main devices are re-enabled. After the main devices have been 
enabled, the commutation circuit is prepared exclusively for a lower bus 
commutation due to the voltage polarities on C1, C2. 
Figure 3.32 shows an oscillograph of the major controller current 
waveforms duri ng an upper bus commutat; on. The uppermost waveform is a log; c 
signa 1 • The other three waveforms in Fi gure 3.32 (from top to bottom) 
correspond to the currents through SCR7, SCR9, and the DC bus, respectively. 
The flow of energy through the controll er can eas ily be traced wi th thi s 
diagram. In Figure 3.32, initially a current of about 100 hnps flows through 
the dc bus to the motor thru SCRI and SCR3. Once the commutation begins, this 
current is diverted to the commutation circuit (part of the initial current 
through SCR7 is due to di scharge of the snubber connected across it). The 
SCR7 current wavefonn is recogni zab 1y s i nusoi da 1 • When the energy recovery 
phase begins, this current is transferred to SCR9. The transfer takes several 
microseconds, due to leakage inductance in the TIA, TIS, and TIC windings. 
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Finally, when the upper bus main thyristors are re-enabled, the current in TIC 
is transferred back to the dc bus. The total commutat i on event durat ion is 
about lOOllsec. 
The description of a typical commutation sequence emphasises several 
important features about the Gould inverter. First, due to the circuit 
topology, whenever it is desired to turn off a thyristor in either the upper 
bus (SCR's 1,3 or 5) or the lower bus (SCR's 2,4, or 6), all three thyristors 
connected to that bus must be commutated. Si nce the amount of stored energy 
required to turn off a thyristor with an LC oscillating circuit depends on the 
commutated current, turn; ng off all of the conduct i ng thyri s tors ina bus 
requires more stored energy than turning off one alone. 
Secondly, duri ng the commutat ion i nterva 1 (about IOOllsec), the three 
motor phases are connected to the same battery termi na 1 • When the exc i tat ion 
frequency fex is very high (260Hz) these intervals of zero applied voltage, 
which appear six times per cycle, have a significant effect on the maximum 
fundamental voltage which is applied to the motor. 
A third restriction imposed by the bus-commutation circuit topology is 
the necessity of alternate top and bottom bus commutations to store energy in 
the commutation capacitors. This is not an important restriction when the 
inverter is del ivering its maximum voltage since commutations are demanded 
alternately for top and bottom bus devices, but must be considered in 
designing PWM control logic. 
Fi na lly , the energy- recovery branch of the commutat ion c; rcu; t, 
including SCR's 9 and 10, as well as one winding on each transformer, allows 
contro 1 of the amount of energy used in turni ng off the rna in devi ces. Under 
1 ight-load conditions, the circuit reduces its commutation capabil ity and, 
thus, its losses. This allows the commutation circuit design to be optimized 
for efficient operation for cruising conditions, while the transient high 
loads encountered during startup and acceleration are handled by increasing 
the commutat ion voltage temporarily. 
I II - 64 
Inverter Power Stage Design Requirements 
In this section, equations are presented which describe the constraints 
placed on the main and commutation circuit components by the operating 
requi rements of the controll ere These controll er requi rements are stated in 
terms of a battery current and vol tage, Vbat and Ibat' respect i ve 1y, and a 
controller three-phase output power, P. In addition, it is assumed that the 
main thyristors have a given minimum required turn-off time, Tqmin , and that 
the maximum commutation frequency, fcom (max) is known. 
The commutation circuit design is addressed first. A mathematical 
analysis of the commutation sequence is used to determine component values for 
the resonant c i rcui t wh i ch resul tin mi nimum stored energy wh il e 
simultaneously meeting the reverse bias requirements for main thyristor turn-
off. The actual component values are then used to derive current and voltage 
rating requirements for the thyristors and capacitors in the commutation 
circuit. It is shown that the topology of the Gould bus-commutated inverter, 
with its three-winding transformer, allows the designer a degree of freedom in 
adjusting either the peak current or voltage stress of the commutation circuit 
components. 
The rna in devi ce voltage and current rat i ngs are funct ions of the peak 
commutation voltage and motor-controller performance requirements. These 
semi conductor stresses are shown to be wi thi n the 1 imi ts of the devi ces 
se 1 ected. The gate dri ve requi rements of the thyri stors are spec i fi ed. An 
analysis of the gate drive circuit employed shows that drive requirements are 
satisfied. Finally, the normal operating modes of the inverter are examined to 
determine those which necessitate semiconductor voltage protectors or 
snubbers. 
commutation Circuit Design 
The function of the commutation circuit is to provide a reverse voltage 
across either the upper or lower bus of main thyristors for the specified 
turn-off time, Tqmino The losses suffered by the commutation circuit are 
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empirically found to be proportional to the peak stored energy of the 
transformer, Up, defined as (1/2) LA+BI~ where LA+B is the total inductance of 
the transformer A and B windings and Ip is the peak commutation circuit 
current. Thus, in order to minimize commutation losses, it is desirable to 
choose c i rcui t component values to allow successful turn-off of the ma in 
devices with the minimum possible peak stored energy_ 
A detailed analysis of this problem is presented in Appendix II. Only 
the results are summarized here. Given a required battery current, Ibat' 
battery vol tage, Vbat' and devi ce turn-off time, T q' the mi nimum peak stored 
inductor energy which will allow commutation of the main devices is UPmin0 
UPmin = .QPmin • Udiverted [jouleJ [3.22J 
where 
[3.23J 
and 
.QPmin == 3.80 
Udiverted is defined as the diverted energy of the controller, and j!Pmin is a 
mathemat i ca 11y determi ned constant. Its deri vat i on is included in Appendi x 
II. Thus, within the constraints of the given circuit topology, it is 
impossible to commutate the main devices without having a peak stored inductor 
energy equal to about four times the diverted energy of the control 1 ere In 
order to achi eve successful commutat i on wi th thi s peak energy, the component 
values of the two coupled inductors and capacitor of each bus commutation 
circuit must satisfy the constraints: 
LA=.~ •. ~ [3.24J 
Ibat Kmi n 
CT =~.-~ 
Vbat (1+x)2 Kmin 
[3.25J 
where LA, the inductance of the IIA" winding of the transformer alone, x, the 
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turns ratio of the "BII to II A" windings, and CT, the total commutation 
capacitance, completely determine the three component values. Kmin is another 
constant (Kmin = 0.5559). 
The commutation voltage necessary is 
Vc = l/Ymin • (l+x)Vbat [3.26J 
where Ymin - 0.556 
Ymin expresses a ratio between the battery voltage and the voltage across CI. 
The peak current in the commutation circuit, Ip' is 
[3.27J 
Thus, with no transformer "BII winding (i .e., x=O), and optimum component 
values for the particular motor load and turn-off time, the commutation 
voltage should be about twice the battery voltage, and the peak current in the 
commutat i on thyri stor is about twi ce the commutated motor 1 i ne current. As 
the number of turns in the II B" \~i nd i ng ri ses, the comrrutat i on voltage goes up 
and the peak current goes down, according to eqs. 3.26 and 3.27. 
It shoul d be noted that the mi nimum energy requi rement pl aces only two 
constra i nts on the three parameters , LA, x, and CT. The pa rameter, x, can be 
considered a free variable, whose value is determined by the desired peak 
voltage or current rating of the commutation circuit. Either one, Vc or Ip 
can be lowered, at the expense of ra is i ng the other, by choos i ng appropri ate 
values of x. Also, note that x can actually be made negative, if desired, by 
wi nd; ng the II BII turns ina di rect; on oppos i te to that of the "All turns (as 
long as -1 <x). 
The nominal battery voltage and current used in this calculation for 
the Gould controller were Vbat=120 v, Ibat=600 A. With a minimum reverse-bias 
time of Tqmin=10psec, LA = 3.6pH, and if x is chosen as 0.67, peak voltages 
and currents compatible with available semiconductors are obtained. 
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Vc :: 360 v 
Ip :: 750 A 
then CT ::: 33~F 
The actual component values used were 
LA::: 8~H 
x ::: 0.67 
CT ::: 60]JF 
These values give an LA+BCT time constant of about 36 ~sec, as opposed to 18 
psec for the lIideal ll components. This larger time constant ;s essentially an 
ext ra ma rgi n of safety duri ng commutat ion. In the actual impl ementat ion, the 
commutat i on vol tage vari es between 360 and 440 vol ts. The peak commutat ion 
current is about 800 Amps. 
The maximum commutat i on frequency f com(max) , encountered duri ng 
motoring is 2400 repetitions per second, which occurs at vehicle speeds of 
",88.5km/h. In regeneration, this rate can go as high as 3400 Hz. If the 
current in the commutation thyristor is assumed to consist of Fm half-
s i nuso; ds per second, each of durat ion Tcom and peak current Ip ' the RMS 
thyristor current in SCR7 is 
with 
SCR7 
IRMS 
Ip ::: 800 A 
Tcom ::: 80pS 
Fm ::: 1200 Hz 
rSCR7 ::: 175A RMS 
[3.28J 
Actually, the commutation thyristor current waveform is not a perfect half-
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sinusoid, being "chopped off" at both the beginning and end. Thus, the 8011sec 
pul se durat ion is used, rather than 'IT Y LA+BC T = 108 11 sec. 
The peak forward voltage across the commutation thyristor is nominally 
the commutat ion voltage, although some allowance must be made for over-ri ng. 
Thus, the commutation thyristor forward breakdown voltage must be greater than 
440 volts by a sufficient margin of safety. The nominal reverse breakdown 
vo 1 tage requi rernent is somewhat sma 11 er. The reverse recovery spi ke 
encountered when the thyristor turns off (see snubber analysis in this 
section) results in a 350 volt maximum reverse voltage. Since most thyristors 
have nearly equal forward and reverse voltage blocking capability, however, 
this is of little consequence. 
To meet these criteria, a GEC184 thyristor rated at 600V and 250 ARMS 
was selected for SCR7 and SCR8. 
From the C184 specifications, the maximum allowable peak on-state 
current, given a pulse width of 80 sec, repetition rate of 1.2 kHz, and a case 
temperature of 90 C, is about 830 Amps. During regeneration, when the 
commutation rate can go as high as 1700 repetitions per device per second, the 
device rated steady-state peak current of about 660 Amps at 90°C is below that 
required. Thus, heavy regenerative brakin~quit:'es use of the transient 
thermal capability of the devices and associated heatsinks, and cannot 
continue indefinitely. 
The clamping thyristor (SCR9 and SCRIO in Figure 3.25) must be able to 
withstand substantial reverse voltages. If Na, Nb, and Nc are the number of 
turns in the TIA, TIB, and TIC windings of the commutation transformers, then 
the necessary clamp thyristor reverse voltage capability is 
[3.29J 
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The forward blocking requirement is less, determined by the following 
equation: 
[3.30J 
substituting Na = 3, Nb = 2, Nc = 5, the number of turns on each commutation 
transformer in this equation yields 
V SCR9 
R = 630V. 
The actual clamp thyri stor reverse recovery voltage of 170 volts is much 
smaller than this due to leakage inductance of Tl. 
The calculation of RMS clamp current is more complex. Essentially, the 
energy introduced into the commutation circuit from (a) the motor current, 
through TlA, and (b) the battery, must be returned to the battery vi a TIC as 
pictured in Figure 3.29. The peak current I pSCR9 is 
[3.31J 
This is determined by the constraint that the energy initially contained in 
TIC be equal to the excess commutat i on energy. The durat ion, Tc 1 amp' duri ng 
which current flows in SCR9 can be written as 
LC I SCR9 
Tcl amp = p 
Vbat 
[3.32J 
if it were not for the fact that the ma in devi ces are enabled before the 
energy-recovery phase is completed. The actual length of the interval, Tclamp 
is the difference between the (pre-determined) main blanking time and the 
commutation time before the clamps are fired. 
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Tclamp = Tblank - Tcom [3.33J 
For the present controller, 
Tblank = 10011S 
Given the clamp current waveform shown in Figure 3.32, the RMS current is 
I SCR9 
RMS 
= 87A 
To fill the clamp devi ce requi rements, GE C164N thrys i stors were selected wi th 
ratings of 800 V and 110 ARMS. 
The C164 data sheets give a peak allowable on-state current of 840 Amps 
for 20 llsec pul ses at a 1.2 kHz rate. Thi s corresponds to a 92 Amp RMS rat i ng 
for s i nusoi da 1 pul ses. A 1 though the predi cted RMS current is not much lower 
than this, it is a very conservative estimate, neglecting the effects of 
losses on the necessary initial clamp current. 
Each commutation capacitor is subjected to current pulses whose 
magn i tude is half that of the commutat ion thyri stor pul ses. However, both 
capac i tors recei ve a pul se for every commutat ion. Thus, the RMS capac i tor 
current is 1/ "2t imes that of the commutat ion thyri stors. 
C1 IRMS = 124A 
The commutation capacitors (Cl,C2) used are Sprague paper-polypropylene 
commutating capacitors. Each of the two capacitors actually consists of two 
15 uF cans, havi ng a termi na 1 current rat i ng of 50 Amps RMS current api ece. 
Thus, the 125 Amp RMS current encountered at the maximum motori ng commutat ion 
frequency (62.5 Amps per can) is beyond the; r steady -state rat i ng and aga in 
requires use of the transient capability of the controller. 
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MAIN THYRISTOR AND DIODE SELECTION 
The primary controller specification \'/hich influences the main device 
current rating is the peak power requirement (35 HP at 30 mph). This 
constraint, combined with the battery voltage limit, determines the minimum 
RMS current rating of the devi ces. The voltage ratings are affected by both 
battery voltage and commutation voltage. If motor voltage and current 
waveforms are assumed sinusoidal, then the motor shaft power, pe, is given by: 
[3.34J 
,,~here IS is the fundamental RMS motor phase current, V 1 R.,Q.. is the fundamental 
1 i ne-to-l i ne RMS motor voltage, cos (0) is the power factor, and T)m is the 
motor efficiency. In six-step operation, the fundamental RMS line-to-line 
voltage is related to the battery voltage 
VI fUl, = Y6lT Vbat [3.35J 
Thus, with the selected battery voltage, shaft power, motor power factor, and 
efficiency, the RMS phase current requirement is 
pe 
IS = _IT__ [ ___ . _____ .__] [3 • 36 J 
3 Y2 Vbat cos 0 T)m 
With a battery voltage (under load) of 100v, shaft power of 26.1 kW, power 
factor and efficiency both equal to 0.8, 
IS = 302 A 
Si nce every motor phase is fed by two thyri stors, each devi ce must have a 
current rating 1/ ~times the per phase requirement. 
I SCRI 
RMS = 214 A 
As the controller must be capable of operation with regenerative 
currents that are as large as those encountered during motoring, the RMS 
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current requirements of the main diodes 01-06 are virtually the same as those 
of the main thyristors. 
It shoul d be noted that wh il e, theoret i ca lly, the same phase currents 
are sufficient to obtain the peak torque at low frequencies, the RMS device 
currents are greater, due to the increased harmonic content of the waveform. 
At the same time, the RMS current rating of the main devices is slightly lower 
in thi s regi me, due to the hi gh thyri stor swi tchi ng frequency requi red to 
limit these harmonics. 
The forward voltage blocking requirement of the main thyristors is set 
by the maximum forward voltage at the end of the commutation interval. Since 
the voltage across the corresponding capacitor is then (Vc-Vbat), the forward 
blocking voltage must be at least V ~CR1 = 340 V. 
The GE C184 thyri stors are ava i 1 ab 1 e wi th breakdown voltage rat i ngs 
from 100 to 800 volts. It is seen from the previous analysis that 600 volt 
devices are sufficient. These have been selected for use as the main 
semiconductor devices. GE A198M diodes with ratings of 600V and 250A were 
employed as the free-wheeling diodes. 
GATING REQUIREMENTS 
The requirements for safe fast turn-on of a thyristor may be stated in 
terms of a minimum gate charge and limiting gate current. In the case of the 
GE C184 thyri stor, it is recommended that 3 llCoul be i nj ected into the gate 
over a period of not less than 3 llsec and not greater than 6 llsec in order to 
insure turn-on into a high di/dt load. In addition, it is suggested that the 
gate-cathode voltage spike which results from the fast turn-on not be allowed 
to reverse the gate current. For turn-on into low di / dt phase currents, a 
longer pulse of current, of at least the dc gate trigger level, igt, is 
recommended. This is necessary to allow the thyristor current to attain the 
latching value. For the C184, i gtm=300 rna (A typical value for igt is 150 
rna). 
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The gate drive circuit shown in Figure 3.33 is designed to deliver a 
large pulse of current to the thyristor for several psec through an isolation 
transformer, then to suppl y a constant 10v.J current for the rest of the 10 psec 
turn-on interval. In most cases, the thyri stor turns on wi thi n 2 psec. An 
oscillator repetetively triggers the gate circuit forming a picket fence drive 
to a 11 ow for vari at ions in motor power factor. One pul se of thi s fence 
ultimately triggers the device. 
Referri ng to Fi gure 3.33, the amount of charge deli vered to the gate 
during the initial pulse is determined by the charge stored in Cg, and the 
transfonner turns ratio N of the gate drive isolation transformer. 
where ±Vs are the logic supply voltages in Figure 3.33. 
With the components selected for the gate circuit implementation 
Qgate ::: 5pcoul • 
COMMUTATION ENERGY CONTROL 
[3.37J 
The commutation voltage control capability of the Gould inverter gives 
the designer flexibility in selecting commutation circuit component values. 
The peak stored energy (and, hence, the loss) of the commutation circuit can 
be minimized for a standard set of operating conditions, and then the 
comutat ion capaci tor vol tage may be vari ed to accomodate extremely heavy or 
1 ight loads. 
The scheme used to control the peak commutation capacitor voltage is 
described in this section. It is shown that efficient commutation voltage 
modul ation can be achieved through feedback control of the main thyristor 
reverse-bias time, Tq• The algorithm used to determine the desired 
commutation voltage from reverse-bias time measurements is outlined. Finally, 
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01 
+ 
Figure 3.33 Schematic of Thyristor Gate--Drive Circuit. 
Transitor "Dumps" Capacitor (Cg) Charge, 
through Transformer, into Thyristor Gate. 
Repetedly Triggering 01 Produces the 
Traditional Picket Fence Drive Shown in 
Section IV 
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the actual circuit implementation of the control scheme is discussed, which 
controls the triggering of SCR 9, and SCR 10 respectively. The power circuit 
topology was previously presented. 
It is shown in Appendix II that, given a particular set of commutation 
circuit component values, the commutation voltage required to turn off the 
main devices varies with both battery voltage and current, according to the 
relation 
v c = [_1 +x ] 
I 
Vbat + 1 W2 
- min [3.40J 
Vbat Wm; n 
where Vbat ' and Ibat ' are the instantaneous battery voltage and current, 
respectively, Vc is the required commutation voltage, Vbat is the nominal 
battery voltage, Ibat is the nominal full load inverter current, and all other 
terms are defined ;n Appendix II. 
Gi ven the 1 argest forseeab 1 e values of Vbat I and Ibat I, a maximum 
necessary commutation voltage, Vc(max)' may be calculated. If Vc is simply 
set equal to Vc(max)' then the commutation circuit will always be able to turn 
off the main devices. The reverse bias time, Tq, will be at least Tqmin with 
high power output levels, and much longer when the motor is unloaded. 
Since a smaller voltage would be sufficient to obtain the required 
reverse-bias time at light loads, commutation circuit losses could be reduced 
by using only that voltage which is necessary to maintain Tq > Tqmin0 The 
function of the commutation energy control circuit is, thus, to vary the 
commutation voltage so as to keep the reverse-bias time nearly equal to Tqmin° 
The actual control algorithm can be best described as a two-stage 
process. In the first stage, the measured reverse-bias time for the last 
commutation is transformed into an intermediate voltage request for the next 
commutation, according to the relationship pictured in Figure 3.34. This 
request voltage is passed to a second stage, a non-linear low-pass filter. It 
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440V 
V* c 
360V 
10ps 
Figure 3.34 Plot Showing Commanded Commutation Capaciter Voltage, Vt, 
as a Function of Measured Thyristor Reverse-Bias Time, T q 
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is non-linear in that it has different time constants for rlslng and falling 
signals. The output voltage will rise towards the input signal level with a 
time constant on the order of 100vsec if it is lower. If the output level is 
above that of the input, then it will decay towards a minimum value with a 10 
second time constant. Thus, if the measured reverse-bias time for a 
commutation is smaller than the desired time, the voltage for subsequent 
commutations is increased very quickly. If the reverse-bias time is longer 
than necessary, then the commutation voltage will fall slowly. This slow 
response to a long reverse-bias time is necessary for stable commutation 
voltage control. 
Commutation voltage modulation occurs only when the controller is in 
the six-step mode (maximum motor voltage). For operation in the pul se width 
modulation regime, the commutation voltage is fixed at its maximum value. 
Ouri ng six-step operat ion, the commutat ion voltage vari es from 360 to 440 
volts, depending on the motor load. The 37% reduction in initial stored 
energy has a significant impact on the circuit losses at light motor loads. 
The rna in devi ce reverse-bi as time measurement is provi ded by observat i on of 
the bus voltage, Vab measured from the common anode of the upper bus 
thyristors to the cathode of the lower three (Figure 3.35). Whenever Vab is 
negative, either the upper or lower main thyristors are reverse-biased. 
The rectified bus voltage is passed through an isolation (step-down) 
pulse transformer to the control logic, where it is converted to a logic high 
value for the duration of the reverse-bias interval. This logic signal 
controls the charging of a timing capacitor whose voltage at the end of the 
interval is proportional to the latest reverse-bias time. The capacitor 
voltage is inverted, amplified, and sampled after the logic signal drops. 
Th is resul t i ng voltage is the i ntermed i ate commutation val tage request, or, 
the first stage output. These stages are illustrated in Figure 3.35. 
The non-linear low-pass filter is implemented with the circuit shown in 
Figure 3.36. The holding capacitor is charged through Rc ' and discharged 
through Re. A factor of 105 between resistances allows rapid charge, but slow 
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Figure 3.35 
COM CIRCUIT 
ACTIVE 
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CONTROLLED 
CURRENT 
SOURCE 
T 
S/H 
Commutation Energy Control Block Diagram 
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NON-LINEAR 
FIL TER 
FIRE 
CLAMP 
SCR'S 
COM VOLTAGE 
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V req ~----e------o + 
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(0696) 
Figure 3.36 Non--Linear Low-Pass Filter (Output 
Stage for Commutation Energy Control Circuit) 
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discharge of C4• This stage is followed by a circuit which limits the maximum 
and minimum commutation voltage signal. 
The actual commutation capacitor voltage is measured by a sense winding 
on each commutation transformer, and compared to the energy control circuit 
output. The clamp thyri stors are fi red when the commutation voltage reaches 
the desired value. The implementations of the sense windings installed on 
each commutation transformer, Tl and T2, are illustrated in Appendix IV. 
INVERTER LOSSES 
In this section, the three major sources of inverter loss, main 
conduction, main switching, and commutation circuit loss are examined. It is 
seen that the contri but i on made by swi tchi ng losses is small enough to be 
neglected. Equations are presented which approximate the remaining losses as 
a function of the inverter operating point. 
The inverter electrical losses are dominated by the main SCR on-state 
conduction losses and commutation circuit component loss. Main device 
swi tchi ng losses are small in compari son to these two. The category of rna in 
SCR switching loss is further divided into the areas of turn-on and turn-off 
loss. For the calculation of thyristor turn-on loss, the voltage and current 
waveforms shown in Figure 3.37 are used. The thyristor is assumed, initially, 
to be in the off state, block i ng a forwa rd voltage, Vbat. Duri ng the ri se 
time, Ton' the voltage falls linearly to zero, while the current rises to the 
va 1 ue, Ibat. Due to fi ni te power stage 1 eakage inductances, the current 
normally does not reach its final value by the time that the voltage has 
fall en. Thus, the estimate made here i sa conservat i ve one. The energy loss 
is simply the time integral of the v.i product over the turn-on interval. The 
power loss is the product of thi s energy and the total ci rcui t independent 
inverter switching rate, fcom • 
pSCRl 
turn-on 
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[3.41] 
Figure 3.37 
I SCR1 
t 
Idealized Voltage and Current Waveforms used to 
Calculate Main Thyristor Turn--On Switching Loss 
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(0697) 
Actually, the battery current is somet irnes di stri buted between two thyri stors 
instead of one. But, since the loss is linear in Ibat' this does not affect 
the total loss estimate. 
The turn-off loss is est imated by the use of data on the thyri stor 
recovered charge, Qro Such data is normally suppl ied by manufacturers as a 
function of the peak thyristor current and rate of turn-off (di/dt). Figure 
3.38 shows the idealized thyristor voltage and current waveforms. 
energy loss is simply the time integral of voltage and current. 
VSR
CR1 
Pturn-off = Qr fcom 
Again, the 
[3.42J 
Wi th a turn-off rate of 300 AI llsec, a junction temperature of 125C, and 
thyri stor current of 600 Amps, the recovered thyri stor charge is about 60 
SCR1 llcoul • VR has a maximum value of 190 vol ts (before reverse recovery), 
giving Pturn-off = 27 W. 
The total main switching losses are less than 60 watts. An estimate of 
the on-state thyri stor conduct ion loss, assumi ng two semi conductor voltage 
drops, Vd, in series with the motor, gives 
[3.43J 
With an on-state voltage drop Vd of 1.3 volts, Pon-state ~ 1560 W 
The main device switching losses are negligible in comparison. In Appendix 
III, the switching losses encountered in the main snubbers are examined. The 
est imated maximum mai n snubber loss is seen to be about 100 watts. Ouri ng 
six-step operation, the maximum loss is closer to 45 watts. 
A more accurate express i on for the ma in devi ce losses is obta i ned by 
accounting for reactive currents carried by the freewheeling diodes. The 
equation given below is derived in Appendix III. Given a semiconductor on-
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I SCR1 
V SCR1 R 
(0698) 
Figure 3.38 Current and Voltage Waveforms used to 
Estimate Thyristor Turn--Off Switching Loss 
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state voltage drop, Vd, battery voltage, Vbat, battery power, Pbat, and motor 
power factor, cos(e), 
2Vd Pb t P on-state = __ • _a_ [3.44J 
Vb at cose 
W·j th the requi red shaft power, pe, as well as motor and (est imated) inverter 
efficiencies, Pon-state = I530W when the battery is delivering approximately 
36 kW, or full rated power. 
The commutation circuit losses have been empirically found to be 
proportional to the peak stored energy of the commutation transformers. These 
losses are entirely due to the non-ideal nature of the commutation circuit 
elements (particularly the transformer). If Vc is the commutation voltage, 
CT, the total commutation capacitance, LA the transformer TIA winding 
inductance, Ibat the average dc bus current, this peak stored energy is 
[3.45J 
Thus, the commutation circuit loss is 
= 820 W at 900 Hz 
Km is an empirically determined constant, equal to about 0.17 for the Gould 
controller. The dc bus current is roughly ~times the RMS phase current if 
the phase waveforms are sinusoidal. 
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IV. Controller Operation and Description 
The controller for the ac induction motor coordinates the voltage and 
frequency applied to the motor terminals. To accomplish this task, the 
controller physically consists of five major functional blocks. These circuit 
blocks are the control logic power, excitation frequency logic, PWM voltage 
algorithm logic, the system control module (a microcomputer) and the power 
inverter. The organi zat i on and the operation of these fi ve maj or c i rcui t 
groups is presented in this section. 
4.1 Control Logic Power 
The function of the control 1 ogi c power section is to generate the 
voltages required by the controller circuitry. Since most electric vehicles 
currently in use have both a 12 Vdc battery and a propul s i on battery, the 
input power source to the control logic power section may be selected from 
these two choices. Tapping the series battery chain which forms the 
propulsion battery is not permissible because it preferentially discharges 
those batteries which supply both tractive power and logic power. In this 
controller design the propulsion battery with a nominal rating of 120V was 
chosen as the input power source for the control power. 
The voltages required by the controller circuitry are listed in Table 
4.1. 
TABLE 4.1 
CONTROL LOGIC VOLTAGE REQUIREMENTS 
+ 5V dc 2A 
+15V dc 1A 
-15V dc lA 
+12V dc 2A 
-12V dc 20mA 
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The design approach selected for the control logic power supply is a 
dc-dc swi tchi ng converter in seri es wi th ali near voltage regul ator. The 
linear regulator limits the maximum dc-dc converter input voltage to 85V. 
Ouri ng regeneration, the propu1 s i on battery voltage can exceed 140V and drop 
below 80V during motoring. Figure 4.1 is a block diagram representation of 
the control logic power. The logic system of the motor controller consumes 
approximately 50W. The electrical schematic can be found in Appendix IV. 
4.2 Excitation Frequency Logic 
As previously described, the control strategy selected for this ac 
propu1 s i on system is one emp 1 oyi ng sl i p control. A maj or advantage of thi s 
particular control philosophy is that it is easily adapted to conventional ac 
induction motors with only the addition of a tachometer. This provides a 
general scheme which is completely motor independent while incorporating 
customary types of industrial transducers. 
The function block diagram is illustrated in Figure 4.2. As shown in 
the figure, accelerator and brake commands are summed to determine the overall 
torque, and thus slip frequency, requested. This slip command is then summed 
with the shaft speed tachometer signal to derive the motor excitation 
frequency. 
The digital tachometer itself is constructed of a stainless steel disk 
with two tracks of information and optical detectors. Each track contains 252 
pul ses/revolution with the two tracks etched in quadrature. The tachometer 
logic sums the two pulse trains to generate a base pulse train of 1008 
pulse/revolution by detecting logic level transitions. This signal 
corresponds to an electrical frequency, at zero slip, of 504Hz per mechanical 
Hz since the motor has four electrical poles. The disk is seen in Figure 4.3a 
along with the tachometer logic PC board. Figure 4.3b is a detailed picture 
of the disk. The quadrature relationship of the tachometer pulse trains also 
provides rotation direction information by observing the phase relationship 
between the two pulse trains. The tachometer logic schematic is contained in 
Appendix IV. 
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Excitation Frequency System Block Diagram 
IVA 
Figure 4.3(a) Motor Tachometer System 
The tachometer is retrofitted onto the end of the induction motor. It 
consists of a stainless wheel and two optical detectors, one for each 
track. Tachometer electronics is included on the PC board to support 
the optical detectors. 
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Figure 4.3(b) Detail of Tachometer Encoder Disk 
Note that the two tracks of information are etched in 
quadrature to provide direction information. 
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The digital pulse train generated by the tachometer, ftach' is 
veo 
algebraically summed with the slip frequency, fsl ' generated by the slip 
frequency veo, to yield the voltage modulator clock frequency fvm • fvm is 
di rect ly scaled to the inverter output frequency, f ex. The output of the 
voltage modulator circuit is six parallel signals of frequency fex' each 
representing the desired state, off or on, of the six main thyristors in the 
p~~5r circuit. The following constants define the relationship among ftach, 
fsl ' fvm' and the mechanical shaft frequency fshaft, fex' and the motor slip 
frequency fsl • A complete schematic of the frequency excitation logic is 
included in Appendix IV. 
ftach = fshaft/1008 
fveo _ f sl 
sl - 4032 
fvm = 
veo 
f sl + f tach 
fex 
fvm 
= 
504 
4.3 Voltage Modulator Logic 
The objective of the voltage modulator is to provide a means of 
controlling the inverter output voltage so that a constant air gap flux (i.e. 
volts/hertz) can be maintained over a wide motor speed range. This capability 
is es sent i al for the cont ro 1 ph i 1 osophy selected. Pri rna ry des i gn obj ect i ves 
inc 1 uded a 20: 1 dynami c control range in the fundamental output voltage, 
symmetrical excitation waveforms between all three phases and circuit 
modularity. These objectives were all achieved primarily using discrete low 
power digital logic and some support analog circuitry. 
The voltage modulation hardware implements a standard pulse width 
modulation strategy based upon the comparison of a sine function generated at 
the inverter electrical frequency, fex' and a triangle function of frequency 
n fex' where n is restricted to the integer values of 9, 27, 45, 63 and 81. A 
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schematic function diagram for the modulator circuit is illustrated in Figure 
4.4 and the electrical schematic is included in Appendix IV. 
The three sinusoidal waveforms originate from 8 bit PROMS which are 
clocked to generate a complete half cycle sinusoidal. These digital words are 
applied to multiplying D/A converters which result in discrete analog signals 
whose amplitudes are controlled by reference inputs set by the modulation 
index described in Section III. A similar technique is used for the triangle 
generation except that a simple up/down counter replaces the PROMS. 
The digital data representing the sine wave is stored with 7 bit 
magnitude resolution. Half an electrical cycle is defined using 126 
successive memory locations. To complete a triangle, 56 clock pulses are 
required. The triangle magnitude resolution is 4 bits. Table 4.2 illustrates 
the digital representations of the sine function and triangle functions. The 
gating of the main inverter power devices are determined by the intersections 
of the two functions as illustrated in Figure 4.5. Comparators with special 
debounce circuitry determine these points of intersection from the discrete 
analog waveforms. The relative amplitude of the sine and triangle therefore 
determi ne the poj nts of intersect ion wh i ch in turn changes the PWM waveform 
and thus the voltage applied to the motor. The ratio of the sine and triangle 
reference amplitudes is known as the modulation index, mi' as shown in Figure 
4.5. These amplitude controls are the only control inputs to the voltage 
modulator. The ratio of the triangle wave frequency to the sine reference 
frequency, n, is always an odd integral value of 3 in order to achieve the 
desired symmetries among the three phase voltage and current waveforms. The 
value of n is adjusted as the excitation frequency is changed to control the 
harmonic content of the phase currents at all speeds without making 
unacceptable demands on the commutation circuit cycling frequency. The sine 
and triangle generators schematic is contained in Appendix IV. 
Figure 4.6 illustrates the operation of the voltage modulation 
circuitry. Figure 4.6a displays the analog sine and triangle waveforms and 
4.6b displays the output of the comparator circuitry. This logic signal 
provides the basis for controlling the SCR gating circuitry and commutation 
1 ogi c. 
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TABLE 4.2 
DIGITAL SEQUENCE REPRESENTING SINES AND TRIANGLES 
Sine 
Phase Prom 
A Addresses 
0000 FF 
0010 B1 
0020 DB 
0030 F7 
0040 FF 
0050 F4 
0060 07 
0070 AB 
0080 06 
0090 37 
OOAO 5F 
OOBO 79 
OOCO 7F 
0000 71 
OOEO 52 
OOFO 25 
(All Data Represented in Hexidecimal Notation) 
(Bit 7 = Sign Bit 0 - Bit 6 = Magnitude) 
83 86 89 8C 8F 93 96 99 9C 9F A2 
B4 B7 BA BO CO C2 C5 C8 CA CD CF 
DO OF E2 E4 E6 E7 E9 EB ED EE EO 
F8 F9 FA FB FC FC FO FE FE FF FF 
FF FF FF FF FE FE FO FC FC FB FA 
F3 F1 FO EE ED EB E9 E7 E6 E4 E2 
04 02 CF CD CA C8 C5 C2 CO BO BA 
A8 A5 A2 9F 9C 99 96 93 8F 8C 89 
09 OC OF 13 16 19 lC IF 22 25 28 
3A 3D 3F 42 45 48 4A 40 4F 52 54 
62 64 66 67 69 6B 60 6E 70 71 73 
7A 7B 7C 7C 70 7E 7E 7F 7F 7F 7F 
7F 7F 7E 7E 70 7C 7C 7B 7A 79 78 
70 6E 60 6B 69 67 66 64 62 5F 50 
4F 40 4A 48 45 42 40 3D 3A 37 34 
22 IF lC 19 16 13 OF OC 09 06 03 
Triangle 
Counter Sequence 
1 234 5 6 7 8 9 ABC 0 E F 
E 0 C B A 9 8 7 6 5 4 3 2 1 0 
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A5 
02 
F1 
FF 
F9 
OF 
B7 
86 
2B 
57 
74 
7F 
77 
5B 
31 
00 
A8 AB AE 
04 07 09 
F3 F4 F5 
FF FF FF 
F8 F7 F5 
DO DB 09 
B4 B1 AE 
83 80 03 
2E 31 34 
59 5B 50 
75 77 78 
7F 7F 7F 
75 74 73 
59 57 54 
2E 2B 28 
FF FF FF 
Si nce independent cont ro 1 of a 11 SCR' s connected to one battery bu sis 
not possible with the bus commutation power circuit topology, the need to 
commutate one SCR affects the gat ing si gna 1 s appl i ed to a 11 SCR' s on that 
bus. Figure 4.6c illustrates the logic signal actually controlling the SCR 
main conduction periods. It differs from 4.6b by the introduction of logic 
zeros to inhibit the gating signals to all of SCR's on a common bus during 
commutation. For example if SCR 1, 2, and 3 were in conduction, and SCR 1 was 
to be commutated off, the gating signal would be removed from SCR 1 and 
inhibited on SCR 3 during the top-bus commutation interval. The inhibit 
signals are derived from the logic signals which trigger SCR 7 or SCR 8. The 
gate waveform generator schematic is contained in Appendix IV. 
4.4 System Control Module 
The system control modul e performs the actual vol tage and frequency 
excitation coordination. This is accomplished directly by varying the analog 
inputs to the voltage modulator in response to commanded torques and 
excitation frequency. In the controller itself, the hardware selected to 
perform this coordination is a microcomputer based on the MC6802 
microprocessor. 
The primary task which is placed on the microprocessor in this systemm 
design is that of performing the volts/hertz regulation to keep the induction 
mach i ne ai r gap fl ux constant. The sensed input is a volts/hertz wei ghted 
signal derived from measuring the excitation voltage and frequency. The 
implemented algorithm consists of a proportional plus integral type of control 
scheme with machine and load dependent factors. The algorithm is discussed in 
detail in Section III of this report. The algorithm's operation is slaved to 
the operat i ng frequency of the inverter so as to calc ul ate a new voltage 
correct i on factor on a once-per-cyc 1 e basis. The cal cul ated error signal is 
used to control the sine-triangle amplitudes of the voltage modulator to 
maintain constant air-gap flux. 
The software which accomplishes the voltage and frequency coordination 
is designed using an interrupt program structure in which execution of the 
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voltage control algorithm is initiated once every electrical cycle. All the 
remaining microcomputer functions, for example, controller sequencing (power-
up) and protect ion coordi nat i on (temperature 1 imi ts) , are performed 
sequentially at low priority as real CPU time is available with an executive 
program. The executive/interrupt program interaction is illustrated in Figure 
4.7. 
Figure 4.7 emphasizes that the voltage control algorithm execution can 
be initiated at any time by suspending execution of the executive algorithm 
unt il the control rout i ne is compl ete. The interrupt i on occurs once per 
electrical cycle (excitation frequency) and is triggered by the excitation 
frequency pulse train. 
The algorithms for the microcomputer are implemented in Motorola 6802 
assembly language. The detailed programs are included in Appendix V. Flow 
chart representations of both the executive code and the voltage control code 
is illustrated in Figures 4.8 and 4.9 respectively. 
On the executive level, (Figure 4.8), specific sequencing operations 
performed under microprocessor supervlslon include system power-up 
initialization, enabling of the main and commutation thyristor gating signals) 
and controller interlocking to prevent invalid operation. The system monitors 
key controller components for dangerous operating conditions such as 
overtemperature and overvo 1 tage, and sends warni ngs to the operator and/or 
shuts down the controller as the situation warrants. A .watchdog timer is 
included to protect the system from processor malfunctions. 
As shown in Figure 4.9, the voltage control flow chart, the 
mi croprocessor recei ves updated readi ngs of the operator torque request, the 
excitation frequency and the measured motor volts/Hz at the beginning of each 
interrupt cycle. These inputs are used to calculate an error Signal 
corresponding to the difference between the desired and measured instantaneous 
motor volts per hertz values. This error signal then generates commands to 
the voltage modulator logic to control the reference sine and triangle 
waveform amplitudes, and hence, the motor terminal voltage. Execution of this 
algorithm is slaved to the excitation frequency to produce updated commands to 
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Flowchart of Voltage Control Interrupt Routine 
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the voltage modulator once per cycle, which is the measurement period for the 
motor terminal voltage fundamental frequency component. 
An additional task performed during the interrupt routine is the 
generat i on of a sl i p frequency 1 imit command to overri de excess i ve torque 
requests by the operator. This function is illustrated in 4.10a. Below 
excitation frequencies of 120Hz, the slip limit is set to 3HZ, linearly 
increasing to 10Hz at the maximum excitation frequency of 266Hz. Finally, the 
interrupt routine also performs the selection of the desired triangle 
frequency multiplier based upon the instantaneous excitation frequency 
value. This function is shown in Figure 4.10b. Hysteresis is provided by the 
software to prevent oscillations in the multiplier value in the vicinity of 
the transition points. 
The control functions which have been discussed are accomplished using 
a Motorola 6802 microprocessor with 2K words of external program memory. A 
block diagram of the microcomputer architecture is illustrated in Figure 
4.11. As illustrated in the figure, the microcomputer system contains a 
system clock, digital I/O capabilities, and analog I/O capabilities. 
Programmable timers are connected directly to the computer's data bus to 
measure inverter excitation frequency. Complete electrical schematics are 
included in Appendix IV. 
Safety 
The system includes several types of safety features for both the 
operator and controller protection. Thermal protection of critical controller 
components constitutes the maj or source of system protect ion. Thermi stors 
continuously monitor the operating temperatures of both the main and 
commutation SCR's in addition to the commutation capacitors. Battery 
safeguards exist by calculating the effective open circuit battery voltage 
from a measurement of battery voltage and current. A fixed internal impedance 
of 2mn/cell is assumed The protection system functions at two levels for both 
over temperature and low battery. The first level results in a visual 
indication to the operator that an over temperature or low battery condition 
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TABLE 4.3 
SYSTEM RESPONSE TO FAULT CONDITION 
_____ ._~ysJ~em _~.Qndit1~n __ 
Stage 1 
>75 C 
>75 C 
>75 C 
>75 C 
<111 V (1.85V/cell) 
>750A 
Stage 2 
>80 C 
>80 C 
>80 C 
>80 C 
<102V (1.70V/cell 
(Inverter Maximum) 
Temperature 
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Current 
______ Syste_rT.!-.-1nd!.s:ato!:..~lResponse . __ _ 
Stage 1 Stage 2 
"Overtemp" Indicator 
"Low Battery" 
Perform Commutation 
and "Overcurrent ll Indication 
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"Emergency Shutdown" 
Indication and Controller 
Disable 
.. 
n.a. 
exi sts. The second 1 eve 1 wi 11 actually cause an orderly propul s i on system 
shutdown (all main SCR's are commutated off) with a visual indication provided 
to the operator showi ng that emergency shutdown has occurred. Tab 1 e 4.3 
illustrates the thermal temperature limits and the resulting controller 
reaction. 
Interlocks have been designed into the system to offer an additional 
degree of safety. Operational interlocks prevent the controller from being 
operated in an invalid manner. Console direction selection will only be 
recognized if the motor is operating below 60 RPM. This prevents possible 
controller damage from inadvertent plugging commands. A "neutral" position 
which can be selected at any time forces the sl ip command to zero hertz and 
thus forces the developed motor torque to al so be zero. These features are 
included in the excitation frequency logic. It should also be noted that 
after a shutdown has occurred the system will inhibit any further attempts to 
operate the controller. This mode will continue until the fault conditions 
subs i de and the system is reset wi th a power down - power up sequence us i ng 
the front panel key switch. These interlocks should prevent unexpected system 
operation which could endanger the operator. 
Several hardware interlocks can also inhibit controller operation. 
These features require proper connections (sensed by connector jumpers) to be 
made to the tachometer and console modules before normal operation is 
permitted. The controller key switch provides an ultimate means for system 
control by forcing an immediate shutdown under all operating conditions. 
4.5 Power Inverter 
The operation of the bus commutation inverter was described earlier in 
Section III with the aid of Figures 3.26 thru 3.30. This section presents 
oscillographs of the voltage and the current waveforms seen by the power stage 
components. 
The voltage across SCRI and SCR3 during an upper bus commutation 
interval is shown in Figure 4.12. The time that the voltage across SCR1 and 
SCR3 is negative is the available SCR turn-off time. 
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The voltage and current seen by SCR8 (or SCR7) during the commutation 
interval is shown in Figure 4.13. The current in SCR8 increases sinusoidally 
as determined by the characteristics of the resonant LC circuit. 
After a period of time, depending on the resonant frequency of the LC 
circuit and the initial current in winding TIA, the voltage across capacitor 
CI will reach zero and the current in windings TIA, Band SCR7 will be a 
maximum. For no-load operation, the time required for the current in SCR7 to 
reach its maximum value is approximately 50 l1seconds. For operation under 
loaded conditions (i .e., an initial current in winding TIA), this time 
interval is reduced since the current in SCR8 will start the commutation cycle 
at a current proportional to that initially present in winding TIA. This is 
illustrated in Figure 4.13c and shows the current in SCR8 during a commutation 
cycle when current is initially present in winding TIA of the commutation 
transformer. 
When the current in SCR7 has reached its maximum value capacitor Cl 
will begin to charge with a polarity opposite to that shown in Figure 3.25. 
At this point the voltage on capacitor C2 will also have a polarity opposite 
to that shown in Figure 3.25 and have a value equal to that of the propulsion 
battery. 
When the voltage across capacitor Cl charges to a high enough value 
that SCR9 is forward biased, and assuming SCR9 is then gated, current will 
transfer to winding TIC, SCR9 and the propulsion battery. When this occurs 
the voltage across capacitor CI will be higher than the relfected voltage 
across windings TIA, Band SCR7 will be reverse biased and thus turn-off. The 
voltage across commutation capacitor CI is shown in Figure 4.14 and shows the 
voltage cycl ing between approximately 450 and 330 volts with a propul sion 
battery voltage of 120 volts. The transition time between these two extremes 
is the commutation interval. 
The current paths during the energy recovery portion of the commutation 
interval are shown in Fi gure 3.29. The voltage and current stresses seen by 
SCR9 are illustrated in Figure 4.15. 
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In Figure 4.15, the rate at which the current increases in SCR9 is 
determined by the leakage inductance of winding TIC and the voltage difference 
between winding TIC and the propulsion battery voltage. The rate at which the 
current decreases is determi ned by the magnet i zi ng inductance of wi ndi ng TIC 
and the propulsion battery voltage. The discontinuity in the current waveform 
of Figure 4.15 coincides with the renabling of the main bus thyristor devices. 
The voltage and current stresses on a main thyristor (SCR's 1-6) are 
illustrated in Figure 4.16 during six step operations at 4000 RPM. During the 
1800 conduction peri od of each SCR, the impact of the bus commutation is 
visible in both the voltage and current waveforms. The voltage spikes 
appearing on the device are caused by the cycling of the commutation circuit. 
Similarly, the voltage and current waveforms of a main thyristor are 
illustrated in Figure 4.17 during PWM operation. For this figure, the machine 
is operating at 2000 RPM in the first quadrant. The triangle-sine frequency 
rat i 0 in the vol tage modul ator is 9. Again, the impact of bus commutation 
during PWM operation is clearly visible in the device current waveform as a 
series of current waveform discontinuities of approximately 100~s duration. 
4.6 Commutation and Gating Logic 
The sequential bus commutation requirements of the Gould inverter 
topology requires the commutation logic to interpret the voltage modulation 
circuit gate drive logic waveforms. A computing circuit approach was elected 
whose inputs included turn-off or commutat i on requests from both the top-bus 
and bottom-bus groups of rna in thyri stors and the present pol ari ties of the 
commutation circuit capacitors. The polarities of these capacitors indicates 
whether the top or bottom bus is ready for commutation. A dc or battery 
overcurrent signal completes the list of commutation logic circuit input 
signals. A functional diagram of the logic system is illustrated in Figure 
4.18. The output of the logic block directly controls the gating of the 
commutation thyristors SCR7 and SCR8. The logic truth table is contained in 
Table 4.4. The electrical schematic is contained in Appendix IV. 
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TABLE 4.4 
COMMUTATION CIRCUIT TRUTH TABLE 
TOP BUS REQUEST 1 0 1 0 X X X 
LOGIC BOTTOM BUS REQUEST 0 1 0 1 X X X 
INPUTS 
OVERCURRENT 0 0 0 0 X 1 1 
BUSY COMMUTATING 0 0 0 0 1 0 0 
COMMUTATION TOP BUS READY 1 0 0 1 X 1 0 
STATUS 
BOTTOM BUS READY 0 1 1 0 X 0 1 
{GATE SCR 7 1 0 01* 10* X 1 0 
OUTPUTS 
GATE SCR 8 0 1 10* 01* X 0 1 
* indicates two sequential commutations 
X = Don't care 
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.. 
The control of the clamp SCR's, SCR9-10, is assigned to the commutation 
voltage control logic. As discussed in Section 3, the clamp SCR's are used to 
control the energy stored in the commutation capacitors. Figure 4.19 is a 
simplified schematic of the control circuitry for gating SCR9, 10. The 
circuit becomes enabled after the initiation of the commutation event as 
defined by the gating of SCR7 or SCR8. The time the main bus SCR's are 
reverse biased is compared to the desired reverse bias time. The error signal 
is used to increase or decrease the commutating voltage of the commutation 
capacitors. 
When the desired voltage is achieved, the clamp thyristor which is 
forward biased is gated into conduction, effectively preventing the 
commutation capacitor from charging up to higher voltage. Circuit schematics 
are contained in Appendix IV. 
The actual gating signals applied to the main SCR's form a "picket 
fence" dri ve. A seri es of pul ses is generated wi th a 1 oca 1 CMOS osc i 11 ator 
operating at 27kHz. The oscillator duty cycle is such that gate current flows 
for 9~s leaving 28~s to reset the gate pulse transformer. A series of pulses 
is necessary because the machine power factor alters the exact moment when a 
given main SCR becomes forward biased and can be gated into conduction. 
Fi gure 4.20 portrays the seri es of gate pul ses appl i ed to a ma in SCR duri ng 
six-step operation. Again, detailed electrical schematics are contained in 
Appendix IV. 
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v. Enclosure Design 
5.1 Enclosure Design Approach 
The mechanical layout of the controller is divided between two 
enclosures, one containing the power stage components and one containing the 
control electronics and logic power suplies. This division allows the control 
electronics to reside in the controlled environment of the passenger 
compartment away from the heat generated by the power stage components and 
from direct contact with the road environment. A moisture resistant enclosure 
was selected for the power stage to protect these components from road salt, 
dirt and other potential contaminants. 
The two enclosures communicate with each other via twisted wire pairs 
residing in a flexible conduit. No connectors are used to terminate the 
conduit in order to avoid connector reliability problems. 
5.2 Power Inverter Enclosure 
The power inverter enclosure contains the power inverter circuit 
components, the device snubbers, and the transducers which are used to measure 
inverter operational parameters. The enclosure itself consists of two major 
structural parts. The first is an aluminum base extrusion which provides the 
mechanical rigidity required to hold the inverter components in place and also 
acts as the ma in heat exchanger between the inverter components and the 
ambient air. The second is an aluminum shell which forms the power inverter 
package sides and top. Figure 5.1a is a photograph of the main aluminum 
extrusion. The slot in the middle of the enclosure is used for mounting the 
commutation transformers. Figure 5.1b is a photograph of the component side 
of the aluminum extrusion. As seen in the photo, the stud type SCR's are 
mounted in aluminum blocks which are then secured to the aluminum baseplate 
with a two-part epoxy system. Figure 5.2 summarizes both the mechanical 
mount i ng techni que and the resul t i ng thermal impedance between the thyri stor 
junction and ambient. 
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Figure 5.1a Main Aluminum Extrusion 
V-2 
Figure 5.1b Component Side of Aluminum Extrusion 
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Several aspects of the controller package design were influenced by the 
field experience obtained with the fleet of 350 DJ-5E electric vehicles 
suppl ied by AMG and Gould to the u.S. Postal Service in 1975. For example, 
clamping-related assembly and servicing problems associated with hockey-puck 
thyristors influenced the choice of stud-mounted devices for this controller. 
Stud mounted thyristors and rectifiers lend themselves well to single-side 
cooling and require less operator skill during installation. 
All of the 16 power semiconductors are mounted in aluminum blocks which 
in turn are bonded to the base ext rus ion. Mounti ng of the a 1 umi num blocks to 
the finned aluminum extrusion is accomplished using a two-layer epoxy bonding 
technique. A thin epoxy layer providing high dielectric strength between the 
device mounting block and extrusion is used in combination with a relatively 
thick high thermal conductivity layer to fill the gaps between the two 
surfaces. Using this mounting technique, the SCR junction temperature was 
calculated for the condition when the loss of main diode and main SCR 
semiconductor was fixed at 800W. These results are illustrated in Figure 
5.3. At vehicle speeds of 10 mph, the SCR junction temperature will be 
approximately 100°C. This result does make the assumption that a ram air flow 
of 880 ft/min is available for cooling the main aluminum extrusion. This air 
flow would be provided by vehicle ram air at the lOmph speed. 
The total weight of the power package, 135 lb, is distributed among the 
components, enclosure, and mechanical hardware. Table 5.1 summarizes the 
wei ght d i stri but i on among the power inverter components • Approximately half 
of the total weight is contained in the aluminum base extrusion, mounting 
blocks, and enclosure. 
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TABLE 5.1 
AC CONTROLLER PACKAGE - PARAMETERS 
0 PROTOTYPE SIZE (POWER UNIT) 
28 x 21 x 8 inches 
0 POWER UNIT WEIGHT 
ALUMINUM BASEPLATE 26 LBS. 
ALUMINUM BLOCKS 24 
ALUMINUM ENCLOSURE 14 
FILTER CAPACITORS (14) 16 
COMMUTATION TRANSFORMERS 15 
SCRS (10) and DIODES (6) 8 
COMMUTATION CAPACITORS (4) 4 
SCR GATE DRIVE BOARD 3 
BUS BARS 3 
CABLE 8 
HARDWARE and MISC. 14 
135 LBS. 
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termi nal s of the propul sion battery and the average battery current. The 
measured first quadrant controller efficiency is illustrated in Figure 6.4. 
This figure contains lines of constant controller efficiency plotted in the 
operating torque-speed envelope. 
For operation in the fourth quadrant, the definition of controller 
efficiency is the inverse of the motoring definition, that is 
IV P 
n controller = __ ~ter~ 
Pcontroller 
[6.3J 
It should be noted that this definition is only valid if the power 
delivered by the battery is negative, Pbattery < O. This distinction has been 
made to avoid efficiency definition ambiguity for the case when power is being 
absorbed by the controller from both the motor and the battery. Thi s occurs 
when the fi xed contro 11 er losses are greater than the regenerat i ve power 
del ivered by the motor, to the controller. The fourth quadrant regenerative 
efficiency of the controller is illustrated in Figure 6.5. 
Si nce the power flow between the controll er and motor consi sts of 
multiplying non-linear voltage and current waveforms, a comment regarding the 
performance of the Ohio-Semitronics wattmeter is appropriate. 
The technical specifications of the wattmeter are impressive; accuracy 
to 0.5% FS and a bandwidth of 5kHz. Since it is difficult to generate a non-
s i nusoi da 1 waveform for cal i brati on, the hi gh frequency accuracy of the meter 
is difficult to verify. During the test program at Gould, the wattmeter 
provided consistent and repeatable data which seemed reasonable when compared 
with the precise mechanical power measurement and the battery power 
measurement. The accuracy of the wattmeter in our opinion is ±2% of reading. 
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TABLE 5.2 
AC CONTROLLER PACKAGE - LOGIC UNIT 
0 SIZE 11 x 10 x 7 inches 
0 WEIGHT 
LOGIC POWER SUPPLY 10 LBS 
LOGIC BOARDS 3 
ENCLOSURE 3 
HARDWARE and MISC 2 
18 LBS 
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VI. Motor Controller System Performance 
6.1 Testing Methods 
This section discusses the measured motor-controller performance. 
Motor phase currents generated by the inverter for di screte operating modes 
are presented as well as the resulting mechanical power produced at the shaft 
of the induction motor. The mechanical dimensions and weights of the motor-
controller system are tabulated to describe the system's physical parameters. 
The measurement of the mechanical power produced at the shaft of the 
induct i on motor was obta i ned by 1 oadi ng the motor on a motori ng dynamometer. 
A motoring dynamometer was required to provide both first and fourth quadrant 
loads at the shaft of the induct i on motor. Fi rst and fourth quadrant loads 
correspond to positive shaft torque and speed (vehicle motoring), and negative 
shaft torque and positive speed (regenerative braking), respectively. Figure 
6.1 is presented to illustrate the four available load quadrants. Operation 
in quadrants II or III was not a system requirement, although operation in 
quadrant III is available to propel the vehicle in reverse. 
The dynamometer system is illustrated in Figure 6.2. It consists of a 
GE dc dynamometer (Model 26G71 type TLC2462), a Lufkin gear (Model N600C), and 
an i n-l i ne torque/ speed transducer manufactured by Hi mme 1 stei n (Model MCRT9-
02T). The mechanical power at the motor's shaft is the product of the shaft 
torque and speed, pe = Tewr. The torque transducer is designed to measure 220 
N-m full scale with an accuracy of 0.1% full scale. Speed information is 
obtai ned from a 60 tooth tachometer internal to the torque transducer. The 
specifications for the Himmelstein equipment are included in Appendix VI. 
The electrical power delivered by the controller to the motor was 
measured with a 3-phase wattmeter manufactured by Ohio Semitronics. This 
wattmeter employs Hall sensors to measure both the individual phase currents 
and to compute the power in each of the three motor phases. Techni ca 1 
specifications for the wattmeter are also included in Appendix VI. 
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Power del ivered by the propul sion battery was measured with a Bell 
current meter (Model 103) and an integrating 3-1/2 digit Fluke voltmeter, 
their product representing the average battery power flow. This approximation 
is valid because of the low ac ripple battery voltage. 
6.2 Controller Torque-Speed Operating Envelope 
The maximum torque that the ac controll er-motor system can produce is 
limited either by the RMS current rating of the controller thyristors or the 
commutating energy of the auxiliary thyristor-LC circuit. These limits imply 
a maximum control 1 er operati ng temperature and a maximum peak battery or 
controller current. In the controller, the battery current is measured with a 
Hall current transducer and compared to a predetermined maximum current. This 
limit represents the maximum commutation capability of the commutation 
circuit. When that limit is exceeded, the main thyristors in the controller 
are commutated off and the voltage app1 ied to the motor is decremented to 
reduce the main thyristor current. This event occurrence is indicated by the 
current limit LED on the front panel of the controller logic package and 
primarily determi nes the maximum torque envelope of the contro 11 er. At hi gh 
speed, when the motor-contro 11 er system is operating in the constant 
horsepower regime, the limiting factor is not the torque capability of the 
machine but the integrity of the shaft speed transducer or tachometer 
signal. This limitation is discussed in Section 6.6 of this report and is 
designed to limit the maximum shaft speed to 816 rad/sec (7800 RPM). 
The maximum torque limits of the controller, determined by the current 
limit criteria when operating from a 120V nominal propulsion battery, is 
illustrated in Figure 6.3 and tabulated in Table 6.1. 
As illustrated in Figure 6.3, shaft torques of 64 N-m are available at 
stall and the system generates peak shaft torques of 100 N-m at shaft speeds 
of 315 rad/sec. The dip in the torque speed envelope at 259 rad/sec in Figure 
6.3 is due to interaction of the PWM algorithm and the commutation circuit 
notches discussed in Section 3.3. At this operating point, the commutation 
circuit is significantly modifying the requested voltage waveform applied to 
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(N-m) 
64 
86.6 
85.4 
97.0 
98.6 
65.2 
101.0 
76.8 
62.0 
54.6 
46.0 
38.8 
33.0 
27.0 
TABLE 6.1 
MAXIMUM TORQUE-SPEED LIMITS 
1ST QUADRANT OPERATION 
MOTOR TORQUE MOTOR SHAFT SPEED 
(ft-lb) (rad/ S) (RPM) 
(47.2) 0 
(63.81) 54.6 
(62.9) 106.2 
(71.5) 157.1 
(72. 7) 210.9 
(48.1) 259.4 
(74.5) 315.0 
(56.6) 367.5 
(45.7) 419.7 
(40.3) 471.2 
(33.9) 524.6 
(28.6) 581.4 
(24.3) 622.6 
(19.9) 683.2 
VI - 5 
(0) 
(521) 
(1014) 
(1500) 
(2014) 
(2477) 
(3008) 
(3509) 
(4008) 
(4500) 
(5010) 
(5552) 
(5945) 
(6524 ) 
pe Te 
(kW) (ft -Ib) 
32.5 95.88 
30.0 88.50 
27.5 81.13 
25.0 73.76 
22.5 66.38 
20.0 59.01 
17.5 51.63 
15.0 44.25 
12.5 36.88 
10.0 29.50 
7.5 22.13 
5.0 14.75 
2.5 7.38 
0 0 
Figure 6.3 
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rad/s x 102 
(RPM) 
each motor phase. Since the spectral energy is no longer closely confined to 
the fundamental frequency, harmonic currents in the motor are produced which 
exceed the selected dc current limit. The comutations introduced by the high 
stantaneous bus currents further degrade the vol tage waveform qual ity unt i 1 
the transition regime is complete. This transition is indicated by a change 
in the carrier fundamental frequency ratio as discussed in Section 4. 
6.3 Calculated System Efficiency 
Controller Efficiency 
Of special interest in electric vehicle power trains is the electrical 
to mechanical energy conversion efficiency as well as the conversion 
efficiency of the ac controller alone. These efficiencies directly affect the 
range of an electric vehicle and can be measured in both the motoring mode of 
operation and the regenerative mode of operation, which is permissible at 
motor shaft speeds above approximately 125 rad/sec. 
The efficiency of the controller when operating in the first quadrant, 
delivering positive torque, is defined simply as: 
I Pcontroller x 100 ncontroller = ..........., ............ '"'-....................... 
Pbattery 
[6.1J 
Pcontroller' the electrical power delivered by the inverter to the motor, was 
measured with the use of the Ohio-Semitronics 30 watt meter discussed 
earlier. This instrument performs the calculation 
1 
T 
T 
J (VANiA + vBNiB + vCNiC) dt 
o 
[6.2J 
and outputs a dc voltage which is proportional to the result. The battery 
power was calculated from the product of the average voltage measured at the 
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5.3 Control Logic Enclosure 
The logic enclosure contains an array of eight printed circuit boards 
and the logic power supplies described in Section 4. As discussed, the 
commun i cat i on between the 1 ogi c package and the power inverter is vi a a 3/4 11 
flexible conduit. The enclosure itself is divided into two sections, one for 
the power suppl i es and the second whi ch forms a card nest for the 1 ogi c 
system. Table 5.2 summarizes the weight distribution of the logic enclosure 
components and the physical size of the unit. 
The front panel of this enclosure contains LED's to indicate the 
controller's status and a key switch for activating the controller. The 
enclosure also has two "0" type connectors to accommodate the 
accelerator/brake potentiometer assembly/console selector and the tachometer 
cable connection. Figure 5.4 is a photograph of the logic enclosure in which 
the logic printed circuit boards are visible. 
Controller diagnosis is simplified by the functional modularity of the 
printed circuit boards. The eight boards each contain discrete circuit 
functions which can be tested independently. 
The eight circuit boards contain the following controller circuitry: 
1. Micro computer (A8) 
2. Digital-Analog I/O (An 
3. Transducer Signal Conditioning (A6) 
4. Slip Frequency Circuitry (A5) 
5. Sine-Triangle Generator (A4) 
6. Main Thyristor Gating Logic (A3) 
7. Commutation and Clamp Thyristor Logic (A2) 
8. Gate Drive Amplifiers (AI) 
Access to all inter-circuit board connection is available via a card 
extender as pictured in Figure 5.5 or at the printed circuit card nest 
backplane. 
v - 8 
80 
E 
2 60 
w 
::;, 
a 
0:: 
0 
I- 40 
I-
u.. 
« 
:::r: 
en 
0:: 20 
0 
I-
0 
~ 
0 
o 
Figure 6.4 
148.5 
I 
297.0 
55% 
I 
445.5 
I 
594.0 
MOTOR SPEED, rad/s 
~ 
"l-
S'. 
I 
742.5 
SCR Controller Efficiency Data - 1st Quadrant Operation 
VI - 9 
Figure 5.4 Control Logic Enclosure (Printed Circuit 
Boards Visible) 
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Motor-Controller Efficiency 
A similar definition to those previously discussed is employed to 
calculate the efficiency of the entire electrical to mechanical conversion 
system. Si nce the battery power and shaft power can be each accurately 
measured, the efficiency of the ac system consisting of the motor and 
controller can be acertained to high accuracy, ±1%. The first quadrant 
effi c i ency of the motor contro 11 er system is defi ned by 
I 
n system = PshafL x 100 
Pbattery 
[6.4J 
Again, a similar definition is possible for operation in the 
regenerative regime, but again for the definition to be valid, the battery 
power, Pbattery' must be < o. Th is insures that the di rect i on of the power· 
flow is unidirectional throughout the system. 
I V _P-",b a ...... t"-lotLlooe..L.,rvl- x 100 n system = .,. [6.5J 
Pshaft 
The calculated system efficiency in the first quadrant is plotted as a 
function of both torque and speed in Figure 6.6a, which also includes the 
veh i c 1 e load 1 i ne for 1 eve 1 ground. As can be seen in Fi gure 6. 6a, system 
efficiency approaches 70% at a vehicle speed of 45mph. The peak system 
effi c i ency, 80%, is obta i nab 1 e when the cont ro 11 er i s del i veri ng nea r peak 
power, approximately 26kW. This result is expected since at that operating 
point the fixed losses of the controller become the smallest fraction of the 
power processed by the motor-controll er system. Fi gure 6.6b i 11 ustrates the 
system regeneration efficiency above shaft speeds of 150 rad/s. 
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6.4 Pulse-Width Modulation Operation 
The voltage modulator described in Section IV of this report has 
several distinct operating modes. These modes result from the selection of 
discrete triangle-sine frequency ratios as discussed earlier. Since the motor 
voltage waveforms in the time domain consist only of a series of pulses of 
magnitude Vbat, this section presents the motor voltage waveforms generated by 
the ac controller in the frequency domain. This data is discussed for 
discrete motor shaft speeds, each representing a different triangle-sine 
frequency ratio. 
The motor line-to-line and line-to-neutral voltages are shown in Figure 
6.7 when the inverter is operating in the "six-step" mode and delivering 
maximum output voltage. The effects of bus commutation can be clearly seen in 
Figure 6.7, producing a series of zero voltages intervals or notches which 
correspond exactly to the duration and occurrance of a commutation event. 
The correspondi ng time doma in motor phase current and the frequency 
domain representation of the motor voltage is shown in Figure 6.8. As seen in 
6.8(a), the harmonic spectrum consists only of odd harmonics which are non-
multiples of 3, which are suppressed in a 3-phase system. The suppression of 
the even harmonics is a measure of the waveform symmetry. As shown in Figure 
6.8(a), the even harmonics are approximately -50db below the fundamental 
voltage component, demonstrating waveform symmetry. Figure 6.8(b) details the 
resulting time domain motor phase current. The shape of the current waveform 
is not controllable when the inverter is operating in the six-step regime. 
Figure 6.9 shows the high speed PWM operation of the inverter. At this 
particular operating point, the inverter output voltage is just below the 
maximum obtainable in six-step operation. In Figure 6.9, the carrier 
frequency ratio is 9 but not all the triangles are intersecting the excitation 
frequency si ne wave si nce the modul at ion index is greater than 1. The 
generated output vol tage in the frequency domai n is i 11 ustrated in Fi gure 
6.9(a) while the corresponding time domain motor phase current is displayed in 
Figure 6.9(b). The commutation circuit is commutating each bus 9 times/cycle. 
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Figure 6:7 
x = 1ms/em 
SHAFT SPEED = 5138 RPM 
POWER = 15kW 
(0690) 
I nverter Output Voltage in the "Six-Step" Mode of Operation 
Showing Bus Commutation Interaction 
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Figure 6.8 (a) Six-Step Voltage Waveform Represented in the Frequency 
Domain 
(b) Six-Step Motor Current in the Time Domain 
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When the modulation index becomes less than one, all triangles 
intersect the base frequency sine wave and the inverter waveforms undergo a 
discrete change again. This situation is shown in Figure 6.10. Figure 6.10a 
conta ins the frequency domain representat i on of the inverter output voltage 
and Figure 6.10b represents the ~espective motor phase current. Note that the 
additional intersections have suppressed the 5th, 7th, 11th and 13th harmonics 
compared with the voltage spectrum illustrated in Figure 6.9(a). 
At a still lower excitation frequency, the triangle-sine frequency 
ratio is increased from 9 to 27. This generates another discrete step in the 
waveform characteristics. Figure 6.11(a) shows the frequency domain 
representation of the inverter output voltage for the conditions of mi<l and 
the carrier frequency ratio of 27. Figure 6.11(b) shows the corresponding 
inverter phase current. The effect of the higher carrier frequency ratio is 
clearly seen in the suppression of harmonics up to the 53rd and 55th. This is 
the expected resul tin that the chosen modul at i on strategy shoul d suppress 
harmonics below twice the carrier frequency ±1. For a carrier frequency rates 
of 27, this yields 54±1, the result evident in Figure 6.11(a). 
Figure 6.12 illustrates the motor phase current time domain waveform 
when the modul ator is operating wi th a carri er frequency ratio of 45. The 
osc ill ograph was recorded at a motor shaft speed of 245 RPM. The motor 
voltage represented in the frequency domain is not displayed due to 
limitations of the measurement equipment. 
6.5 Thermal Performance 
The steady-state capabilities of the motor-controller system are 
limited by the ambient temperature and the component cooling techniques 
emp 1 oyed in the package des i gn. Si nce the motor and cont ro 11 er are des i gned 
to be cooled by vehicle ram air, cooling fans were used to simulate the 
vehicle air flow. The temperature of the controller components were monitored 
duri ng the testi ng program to identify thermal management areas of concern 
which would limit the controller rating. 
VI - 17 
co 
"0 
0 
-20 
--40 
-60 
···-80 
t; 
" 
V s s 
tij ~ "-
"-
,,'" S ~ 
w = 3289 RPM (344.42 rad/s) 
T = 32N - m 
(a} 
1= 100A/cm 
2ms/cm 
Figure 6.9 (a) PWM Voltage Waveform, Frequency Domain 
Triangle Frequency Ratio = 9, mi >1 . 
(b) Motor Phase Current-Time Domain 
Triangle Frequency Ratio = 9, mi >1 
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Figure 6.10 (a) PWM Voltage Waveform Frequency Domain 
Triangle Frequency Ratio= 9, mi < 1 
(b) Motor Phase Current· .. Time Domain 
Triangle Frequency Ratio = 9, mi < 1 
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Figure 6.11 
w = 776 RPM (81.26 rad/s) 
7 = 37N-· m 
(a) 
10ms/cm 
PWM Voltage Waveform Frequency Domain 
Triangle Frequency Ratio= 27, mi < 1 
(b) Motor Phase Current-Time Domain 
Triangle Frequency Ratio= 27, mi < 1 
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w = 245 RPM (25.66 rad/s) 
T = 42N - m 
Figure 6.12 Motor Phase Current···Time Domain 
Triangle Frequency Ratio = 45, mj < 1 
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200A/cm 
The blowers which were used to simulate the vehicle ram air were two 
Dayton Model 2C962A blowers each generating airflow at a rate of 490 CFM. A 
third blower, Dayton Model 2C989, provided airflow over the frame of the 215 
frame induct i on motor. Duri ng the tests, the flow rate was held constant, 
independent of the operating frequency of the inverter. 
During the testing, the temperature of the three types of aluminum SCR 
mount i ng blocks were moni to red • The maximum temperature ri se observed was 
30°C, which, when added to the ambient temperature of 25°C, limited the device 
case temperatures to less than 55°C. These measurements verified the design 
conservatism of the thermal system. The details of a typical device mounting 
cross-section are included as Figure 6.13. 
The temperature of the commutation capac i tors and magnet i cs was also 
monitored during the electrical testing phase. The magnetics, which were 
fabricated to Class H standards, did not exceed 185°C coil temperature. 
However, it was possible, during extended PWM operation, to trip the thermal 
protect ion c i rcui t whi ch sensed the temperature of the commutat i ng 
capacitors. The upper temperature limit of the commutating capacitor was set 
to 80°C. During PWM operation, the commutation circuit cycl ing frequency 
exceeds that whi ch is requi red for motori ng at 55 mph, the thermal des i gn 
point. A low loss commutation capacitator, GE type 97F, can be substituted 
for the 26F style capacitors presently employed to increase the commutation 
circuit's ability to support extended PWM operation. 
6.6 Physical Description 
The ac controll er-motor system physi cally consi sts of three segments: 
the motor, a control electronics package, and the power inverter package. 
These are illustrated in Figure 6.14. The weight of each of these components 
is tabulated in Table 6.2 and equals 270 lb. This weight reflects the 
controller's design approach which emphasizes component access and 
serviceabil ity. 
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ALUMINUM BASE EXTRUSION 
(1338) 
Figure 6.13 Stud Semiconductor Mounting Technique 
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TWO LAYER 
EPOXY SYSTEM 
Figure 6.14 Motor- Controller System 
The three major components are induction motor (left), the power 
circuit (center), and the control electronics (right) 
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The dimensions of the system are also summarized in Table 6.2, with the 
exact outl i ne of each of the two controll er packages illustrated in Fi gure 
6.15 and 6.16 respectively. 
Table 6.2 
Controller Component Weights/Dimensions (Measured) 
~EIGHT (lbs) DIMENSIONS 
Motor 117 (53.18kg) NEMA 215TENV 
Inverter 135 (61.36kg) 21.5 11 X 28.5 11 X 8.75 11 
(54.6cm x 72.4cm x 22.2cm) 
Controll er 18 (8.18kg) 1211 X 11.2811 X 8" 
(30.5cm x 28.7cm x 20.3cm) 
The motor construction utilizes class H insulation, rated at 180°C. 
Although motor coil temperatures did not exceed 140°C, the performance of the 
opt i ca 1 detector mounted on the motor was affected by hi gh motor ambi ent 
temperatures. Reliable tachometer operation at high speed (> 680 rad/s) is 
only possible when the tachometer enclosure remains below 50°C. This was 
ensured duri ng the test i ng phase by not securi ng the protective tachometer 
end-bell. The redesign of the shaft speed transducer is an engineering task 
which should be addressed in the pre-production prototype redesign to increase 
the reliability of the motor tachometer. 
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VII. Controller Power Scaling and Cost Assessment 
The controller developed during the contract period is formally defined 
as a 10hp controller. Design guidelines are presented in this section to 
scale the present controller design up to defined power levels of 50 hp. The 
higher power levels are applicable to heavier passenger vehicles, delivery 
vans, and trucks in urban service in accordance with the SAEJ227a Schedule D 
driving cycle. The discussion of the ac controller family and cost assessment 
is divided into four areas. These include available inverter thyristors, 
commutat i on components, packagi ng impacts, and the motor controller costs • 
. 
7.1 Scaled Family Definition 
The present ac motor-cont ro 11 er system has a nomi na 1 rat i ng of 10 hp 
derived from the traditional 60 Hz rating of a NEMA 215 size frame induction 
motor. The actual power capabilities of the motor controller system include a 
peak rating of 26kW (35hp) and a steady state rating of 11.2 kW (15hp). The 
scaled family consisting of 20, 30, 40 and 50 hp controllers then represent 
motor-controller systems having actual peak power capabilities of up to 130 
kW. Table 7.1 summarizes the exact controller ratings for the complete family 
of controller's. The nominal propulsion battery voltage is limited to be less 
than 300V throughout the controller family. 
7.2 Inverter Component Requirements 
The inverter components whi ch are affected ina scali ng exerc i se are 
the main inverter thyristors, the commutation and clamp thyristors, and the 
commutation capacitors. To determine the feasibility of scaling the original 
controller design upwards to 50 hp, component specifications were determined 
as a function of propul s i on battery vol tage. These spec i fi cat ions were then 
compared to existing commercially available components to ascertain both price 
and power capabilities. 
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TABLE 7.1 
AC CONTROLLER FAMILY POWER LEVEL REQUIREMENTS 
NOMINAL PEAK POWER CONTINUOUS 
CONTROLLER/ RATING RATING 
MOTOR (HP) .( HP) 
RATING 
10* 35 15 
20 70 30 
30 105 45 
40 140 60 
50 175 75 
*Existing controller design 
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Using the analysis described in Section 3.3, the voltage and current 
ratings of the main inverter SCR's were derived for each member of the scaled 
family of controllers as a function of propulsion battery voltage. A criteria 
for determin'jng the suitability of commercial SCR's included both their power 
capability and turn-off time. A maximum turn off time of 15~s was assumed so 
that similar scaling techniques could be applied to the commutation circuit 
components. 
Figure 7.1 contains the plot of main thyristor RMS current requirements 
as a function of battery voltage. Commercially available inverter grade SCR's 
are included in Figure 7.1. As can be seen, there are no component 
restrictions related to main thyristor availability if the propulsion battery 
voltage is greater than 200Vdc. 
The commutation circuit thyristor requirements for both the commutation 
and clamp thyristors must also be derived to determine the availability of 
commercial devices. Using the analysis presented in Section 3.3 of this 
report, and fixing the commutation capacitance, inductance and turn-off time 
requirements to those values selected for the 10 hp design, the requirements 
of both the commutation and clamp thyristors were derived. These results are 
illustrated in Figure 7.2, which plots the voltage and current requirements of 
the commutation SCR and the voltage requirements of the clamp thyristor vs the 
defined controller rating. As shown in the figure, commutation thyristors are 
available with turn-off times of 20-30~s and voltage ratings of 1400-1500 
volts. By readjusting the commutation transformer turns ratio, the voltage 
margin on the clamp thyristor can be improved so that there are no scaling 
restrictions derived from the commutation thyristors. 
Commutation type capacitors are commercially available with 
paper/polypropyl ene or all polypropyl ene diel ectric material s. The major 
difference between these two dielectric materials is the much lower dielectric 
losses of the all polypropylene (dissipation factor of 0.02%) versus the 
paper/polypropylene (dissipation factor of 0.3%). This allows the 
polypropyl ene capacitors to be operated at much higher RMS currents for the 
same capacitor volume. Paper/polypropylene commutation capacitors can be 
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Figure 7.2 Commutaion Circuit Thyristor Requirement vs. Controller Rating 
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obtained with maximum dc voltage ratings from 400 to 2000 volts and a maximum 
CV product of approximately 0.03 where V is expressed in dc volts and C in 
farads. All-polypropylene commutation capacitors are available with maximum 
dc voltage ratings of 350 to 800 volts and a maximum CV product of 
approximately 0.01. The voltage ratings of the paper/polypropylene capacitors 
are suitable for scaling the controller family up through the 50 hp rating. 
Fi na lly, i ndustri a l-grade induction motors simil ar to the Goul d E+ ™ 
machine selected for the 10 hp controller are available up thru NEMA frame 
size 326, which would be rated at 50 hp at 60 Hz. 
The resul ts of the scal i ng exerci se indicate that the present power 
stage inverter topology can be scaled to power levels of 50 hp. This 
controller would have a steady state power rating of 75 hp and be constructed 
with commercially available thyristors and commutation components. 
7.3 Controller/Motor Cost Assessment 
Estimated component cost (1979 dollars) for the nominal 10 hp ac 
controller is shown in Table 7.2 and is based on quoted component cost 
i nformat ion. Hi gh volume cost estimates for the maj or power components is 
illustrated in Figure 7.3 and ac induction motor costs are illustrated in 
Figure 7.4. Shown in Table 7.3 is the estimated OEM and retail cost for both 
the ac controller and ac induction motor. OEM cost is defined as the expected 
selling price to a vehicle manufacturer with retail cost being the cost paid 
by the end user. Retail cost comparisons with state-of-the-art 
dc propulsion systems are shown in Table 7.4 where the ac controller/motor 
retail cost is compared to the estimated high-volume cost of Gould1s second 
generation dc controller and motor and General Electric1s SCR based dc 
controller/motor. Table 7-5 indicates the expected controller/motor life 
cycle cost including the estimated repair and maintenance cost. 
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TABLE 7.2 
AC CONTROLLER/MOTOR COMPONENT COST ESTIMATE 
(35 HP PEAK) 
1000 VEH 
MAIN INVERTER DEVICES $ 270 
COMMUTATION COMPONENTS 160 
CONTROL ELECTRONICS (INL.TACH) 510 
ENCLOSURE/HARDWARE/HEATSINKS 250 
GEN. POWER CONDITIONING 185 
(FILTER CAPACITORS, CONTROL POWER SUPPLY --------
$1375 
AC MOTOR 300 
TOTAL COMPONENT COST $1675 
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TABLE 7.3 
AC CONTROLLER MOTOR - COMPONENT/OEM/RETAIL COST 
CONTROLLER 
MOTOR 
TOTAL 
100,000 VEH/YR 
35 HP PEAK 
COMPONENT OEM RETAIL 
$ 600 $ 1050 $ 1310 
150 150 190 
$ 750 $ 1200 $ 1500 
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CONTROLLER 
MOTOR 
TABLE 7.4 
EV CONTROLLER/MOTOR - RETAIL COST COMPARISON 
GOULD AC 
SCR 
$ 1310 
190 
$ 1500 
100,000 VEH/YR. 
35 HP PEAK 
.GOULD DC (MOD 1) 
SCR 
$ 930 
890 
$ 1820 
GE-DC (EV-l)1 
SCR 
$ 879 
959 
$ 1838 
INEAR-TERM ELECTRIC VEHICLE PROGRAM, PHASE 1, FINAL REPORT, 1977 
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TABLE 7.5 
AC CONTROLLER/MOTOR LIFE CYCLE COST ESTIMATE 
100,000 VEH/YR 
100,000 CYCLES SAE J227A, D CYCLE 
(APPROX. ONE MILE/CYCLE) 
10 HP NOMINAL 
INITIAL COST 
INTEREST (4 YRS at 14%) 
REPAIR/MAINT.* 
$ 1500 
500 
300 
$ 2300 
LIFE CYCLE COST - 2.3~/MILE (0.037/Km) 
* It is assummed that the controller will be reparied once during its 
life. Labor and materials are estimated to be 300. 
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7.4 On Board Battery Charger Modification 
The power circuit of the present controller has been found to uniquely 
lend itself to the incorporation of a charging function. No addi tiona 1 
semi conductor devi ces are requi red nor are the present ope rat i ona 1 
characteristics of the drive affected. Thus with minor modifications to the 
motoring control logic and the addition of a contactor for isolation, an 
isolated on-board charger suitable for providing an 8-hour recharge at 208/240 
Vac can be obtained. 
The proposed on-board charger can be incorporated into the controller 
by the addition of a three-pole contactor (or circuit breaker) to the present 
ac controller power stage. This modification is illustrated in Figure 7.5. 
The existing rectifiers 01, 03, 04, and 06, are used to convert the ac 
line voltage into a dc voltage for charging the propulsion battery. Existing 
transformers, Tl and T2, used during motoring to commutate the main inverter 
SCR IS, are used in comb; nat; on w; th the commutat; on SCR I S and the energy 
recovery SCR I s to charge the propul s i on battery from the ac 1 i nee Ut i 1 i zi ng 
existing components in this manner provides an on-board charger with minimal 
additional cost, weight and volume. 
Charger Operation 
Operation of the proposed on-board charging approach is described with 
the aid of Figure 7.5. For single phase ac line operation, ac power is 
suppl i ed to two of the three output termi na 1 s of the inverter. One pole of 
the three pole circuit breaker is used to remove the ac motor from its 
position across the ac line. Rectifiers 01, 03, 04, and 06 are used in a full 
bridge configuration to convert the ac line voltage to a full-wave rectified 
dc voltage which appears across filter capacitor C3B. Capacitor C3B is part 
of the main capacitor bank used during motoring which has been separated into 
two units (C3A and C3B) by the remaining two poles of the circuit breaker. In 
the present ac controller the maximum voltage rating of filter capacitor C3 is 
200 volts. For charger operation from a 208 or 240 Vac line the voltage 
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Figure 7.5 Modified AC Controller I ncorporating an On-Board Charger 
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rating of filter capacitor C3B will be increased to 400 volts. Byoperating 
the cricuit consisting of Tl, T2, Cl, C2, SCR7 and SCR8 in a manner similar to 
that used during motoring, energy is transferred from the ac line and filter 
capacitor (C3B) to the propulsion battery via transformer windings TIC, T2C 
and SCR9 and 10. 
Circuit operation can be described assuming the circuit initial 
conditions shown in Figure 7.5. The voltages on capacitors Cl, C2 and C3B 
have polarities as shown. When SCR7 is gated the initial voltage on capacitor 
Cl, defi ned as VCl' is pl aced across the transformer wi ndi ngs TlA, B and the 
current increases sinusoidally in windings TlA, B. The LC circuit formed will 
a 11 ow Cl to d i scha rge and C2 to cha rge. After a peri od of time de pend i ng on 
the resonant frequency of the LC circuit, the voltage across Cl will be zero 
and the current in windings TlA, B will be a maximum. Assuming current 
continues to circulate in windings TlA, B capacitors Cl and C2 will charge up 
with polarities opposite those shown in Figure 7.5. When the voltage across 
capacitor Cl charges to a high enough value that SCR9 is forward biased, and 
assuming SCR9 is then gated, current will transfer to winding TIC, SCR9, and 
the propulsion battery. When this occurs the voltage across capacitor Cl will 
be higher than the reflected voltage across windings TlA, B so that SCR7 will 
be reverse biased and thus turn-off. 
With current Circulating in winding TIC, SCR9, and the propulsion 
battery, the voltage on capacitor Cl will remain fixed and the energy stored 
in the magnetizing inductance (LAB) of winding TIA, B will be transferred to 
the propulsion battery. The circuit conditions are now such that SCR8 can be 
gated and the above cycle repeated. Power flow rate is controlled by the 
gating frequency of SCR7 and SCR8. 
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VIII. Conclusion 
A recent program leading to the design and construction of a prototype 
ac motor controller for electric vehicle applications has been described in 
this report. Design objectives laid .out at the beginning of the program 
included low cost, excellent ruggedness/reliability characteristics, and high 
system efficiency. A desire to use readily-available technology dictated the 
choice of an industrial-grade squirrel-cage induction motor in this system so 
that development efforts focused on the electronic motor controller. 
These efforts have 1 ed to the successful development of a 35 hp peak 
(26kW) ac motor propul s i on system appropri ate for use ina 3500 1 b (l590kg) 
commuter vehicle. Voltage and frequency of the applied motor excitation 
waveforms are coord; nated by the mi croprocessor-based cont ro 11 er ; n response 
to operator torque requests. This prototype controller in combination with a 
fixed-ratio gearbox drivetrain provides sufficient torque to complete the SAE 
J227a, Schedule D driving cycle with the simulated commuter vehicle. 
Controller testing has been conducted on a laboratory dynamometer. 
The controller package consists of two separate modules; a larger 
enclosure for the power stage electronics and a smaller housing for the 
control electronics to be mounted in the passenger compartment. Combined 
we i ght of the ac motor and prototype cont ro 11 er is 270 1 b wh i ch compa res 
favorably with the weight of similarly-rated dc systems. Analysis of this 
first-generation controller prototype has indicated that at least a 30% 
reduction in both volume and weight are feasible by packaging improvements. 
The bus-commutated inverter configuration adopted at the program's 
outset is responsible for providing both the controller's major advantages as 
well as its shortcomings. Low-cost thyristors possess the desired ruggedness 
while the bus-commutated topology provides additional cost advantages by 
requi ri ng fewer power stage components than most a 1 ternat i ve confi gurat ions. 
However, the bus-commutated topology produces some uni que constrai nts on the 
switching algorithm, particularly during low-speed pulse-width-modulation 
VI II - 1 
operation. As a result, controller efficiency which exceeds 90% at crusing 
speeds drops to the vicinity of 70% for operation at 10 mph. 
Experience gained during the development of the first-generation 
controll er has suggested techni ques for ci rcumventi ng theshortcomi ngs whil e 
reta i ni ng the advantages of the present power stage confi gurat i on. These 
include methods for optimizing the switching modulation strategy specifically 
for the bus-commutated configuration, and improvements in the inverter 
commutation magnetics for lower losses. Time limitations prevented their 
inclusion in the first-generation controller prototype. 
In concl usi on, thi s development program has successfully demonstrated 
the viability of ac electric vehicle propulsion systems using present 
technology. Future improvements in power semiconductor and controller 
technology can be expected to further enhance the attractiveness of ac motors 
over their dc counterparts for EV applications. 
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A 
ac 
dc 
fcom 
f ex 
* f ex 
fr 
fsJ/, 
* f SJ/, 
f sJ/,l 
f sJ/,2 
fS~ax 
ft 
ft-lb 
hp 
Hz 
List of Abbreviations/Definitions 
- ampere 
- alternating current 
proportional controller gain 
- Centigrade 
- equivalent parallel capacitance, commutation capcitors 
- direct current 
digital integral controller gain 
low frequency auxiliary integral controller gain 
- digital proportional controller gain 
- electric vehicle 
- base excitation frequency 
- commutation circuit cycling frequency 
- motor excitation frequency 
- excitation frequency command 
- rotor frequency 
- rotor slip frequency 
- slip frequency command 
- positive slip frequency limit 
- negative slip frequency 
- pullout slip frequency 
- foot 
- foot-pound 
- horsepower 
- Hertz 
- battery current 
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Ip '- peak commutation circuit current 
IB - component n peak current 
Ir - rotor current 
n 
IRMS - component n RMS current 
IS - stator current 
im stator magnitizing current 
j V:-f 
kg - kilograms 
km/h - kilometers/hour 
kW - kilowatt 
lb - pound 
L~s - stator leakage inductance 
L~r - rotor leakage inductance 
Lm - stator magnitizing inductance 
m - meter 
mi - modulation index 
* m· - modulation index command 1 
mph - miles/hour 
N-m -Newton-meter 
pC _ controller output power 
Pcom - power dissipated in the comutation circuit 
pe _ motor shaft power 
Pbat - battery power 
PWM - pulse width modulation 
Qr - semiconductor recovered charge 
rad - radians 
rpm - revolutions per minute 
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rms 
s 
SAE 
SCR 
TENV 
Vab 
Vbat 
Vc 
Vd 
VFsCRn 
V~~ 
VI~~ 
VRsCRn 
VS 
Vs* 
VSmax 
x 
- root means square 
- rotor winding resistance 
- stator winding resistance 
- % slip 
- Society of Automotive Engineers 
- silicon controlled rectifier 
- conduction interval of SCR7 (SCRB) 
- conduction interval of SCR9 (SCRIO) 
- motor shaft torque 
- torque command 
- Totally enclosed nonventillated 
- motor excitation frequency period 
- thyristor reverse bias time 
- peak energy stored in the comutation circuit 
- volts 
- inverter bus voltage defined across the main thyristors 
- battery terminal voltage 
- comutation capacitor voltage 
- on-state semiconductor voltage drop 
- foreward voltage SCRn 
- motor line - line voltage 
- fundamental motor line - line voltage 
- reverse voltage - SCRn 
- line-neutral motor voltage 
- commanded line - neutral motor voltage 
- maximum available line - neutral motor voltage 
- NB comutation transformer turns ratio 
INA 
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xts - stator leakage reactance 
xtr - rotor leakage reactance 
Xm - stator magnitizing reactance 
Ev - V/Hz error signal 
nm - motor efficiency 
Aag - air gap flux 
At - machine terminal volts/Hz 
Ub - angular base frequency 
we - angular excitation frequency 
wr - angular rotor frequency 
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APPENDIX I 
VEHICLE ACCELERATION PREDICTION PROGRAM (VAPP) 
Page Number 
Acceleration Program Equations AI - 2 
FORTRAN Program Listings AI - 5 
A-I Page 1 
Acceleration Program Equations: 
The torque required at the drive wheels of a vehicle can be written as: 
where FR = rolling resistance (force) 
FA = aerodynamic drag force 
FI = inertial force 
Fg = gravitational force due to grade 
R = tire rad ius 
These forces can be expressed as: 
MdV 
dt 
F g = Mg ( sin a) 
Where M = vehicle mass (kg) 
k1 = tire rolling resistance (dimensionless) 
k2 = tire hysteresis coefficient (sec/m) 
a = road grade (radians) 
p = air density (kg/m3) 
V = vehicle velocity (m/s) 
A = vehicle frontal area (m2) 
g = acceleration due to gravity (m/s2) 
CD = drag coefficient (dimensionless) 
The torque at the motor shaft is: 
A-I Page 2 
[lJ 
[2J 
[3J 
[4J 
[5J 
[6J 
Where r = drivetrain gear ratio 
eff = drivetrain efficiency 
The combination of equations [lJ through [6J gives 
+ k2cos a MgR V 
r·eff 
MR dV 
+---
r·eff dt 
+ Mg(k1cos a + sin a)R 
r·eff 
which is an equation of the general form: 
[7J 
[8J 
If TS is constant, then the time required to accelerate from VI to V2 is: 
[9J 
This is the equation used for the constant torque acceleration calculation in 
the program. 
Since motor output power, Ps ' is related to the motor shaft speed, wS' by: 
[10J 
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the shaft torque can be related to motor output power and vehicle speed by: 
[llJ 
where [12J 
With the use of eq. [11J, eq. [9J can be written for the constant motor shaft 
power case as: 
k3A3V dv 
Ps - k3A1v3 - k3A2v2 - k3A4v 
[13J 
This is the equation used for the constant power acceleration calculations in 
the program. 
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0001 
0002 
0003 
0004 
0005 
0006 
1.}();~~+J"··l PAGE 00:1. 
c VAF'P + FOI;: PDP-' :1. :L /F~l :1. :I. 
(" 
., 
C COPYRIGHT (C) 1978, GOULD INCt, RULLING MEADOWS~ ILL. 
C INFORMATION CONTAINED IN THIS LlS"l'ING 
C IS THE PROPERTY OF GUULD, INC. AND IS 
C HIGHLY PROPRIETARY. REPRODUCTION~ 
C DISCLOSUI~E, DF~ fiNY USE: OF ANY PORTION 
C OF THIS LISTING IS PROHIBITED WITHOUT 
C EXPRESS WRITTEN CONSENT OF GOULD, INC. 
C 
C WRITTEN BY - Thomas S. Lato~ 23-0Cl-1978 
C GOULD LABS, ELECTRONIC RESEARCH 
C ROLLING MEADOWS, ILL. 
C 312/640,,,044"72 
c 
C MODIFICATIONS: 
C 
C ********************************************** C Vehicle acceleration performance VER 1.0 
C ********************************************** C 
C DESCF~IPTION: 
C This pro~ram caculates the time to accelerate 
C to a ~iven velocitw. The transistion from constant 
C power to const.nt torGue is accounted for. 
C Input parameters are entered via an arraw of 
C subroutines. 
c 
C INPUTS: 
C All inputs ape via subroutines 
C 
C OUTPUTS: 
C Time to accelerate 
C 
C 
C SUBROUTINES CALLED: 
CVDPl 
C 
c 
c 
C,, . , 
c 
c 
EVF~ON 
DDPl 
MPl 
C~ATF~ 
C FOR> VAPP=VAPP 
C LINK>VAPP=VAPP 
c 
C STANDARD FORMATS: 
11 FORMAT(SOA1) 
12 FORMAT(10IS) 
13 FORMAT(X,SOAi) 
14 FORMAT(6F12.0) 
18 FORMAT(100S) 
19 FORMAT(4E20.8) 
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000'7 ~~2 
0008 24 
0009 ;,~8 
C 
C 
0010 
0011 
O()12 
O()l~~ 
r 
" 
0014 
0015 
0016 
001? 
OO:I.B 
V02.1-1 
FDRMAT ( 40~l2) 
FOF(MAT (20A4) 
FORMAT(l.OAS) 
DECLARATIONS: 
IMPLICIT REAL(M) 
DIMENSION RATIO(5) 
m:::AL K3 
LOGICAL*l HDAT(9),HTIM(S) 
EXTERNAL TORQUE,POWER 
COMMON A1,A2,A3~A4?MTRTQ,MTPW,K3,H~DVEL 
DATA RATIO/O.,O.,O.,O.,O.I 
DATA ANS1,ANS2/0.,0.1 
DATA GRAV/9.8151 
P('~GE 002 
0019 DATA VEHWT,VEHFA,DC/1590.91,1.8S8061,0.31 
00;';:0 DATA TRAD,VK1,VK2/.266?,.012,6.7E-51 
0021 DATA HEDVEL,GRADE/O.,O.I 
002:~~ DATA DIFRAT,DEFF/9.8,.801 
002~~ DATA M1RTQ,MTPW,TPTRPM,MSFPT/0.,O.,0.,0.1 
0024 DATA IR,IW/5,5/,IO/51 
c 
C t1AIN BODY: 
0025 CALL DATE(HDAT) 
C INPUT PARAMETER CODE 
0026 WRITECIW,100) 
0027 100 FORMAT·(' INPUT PARAMETERS') 
0028 WRITECIW,101) 
002<1' :1. 0 1 FOF~MAT ( 1 OX, I REt~UEST DESIRE!.I I Nf'UTS PEF~ THE FOLLOW 1 NG CULII::") 
'0030 WRITECIW,102) 
00;'5:1. :I.0~?, F()I~t-jf1T( :I.~)X, I VEHICLE DESIGN ·M. 1') 
0033 103 
0034 
OO:1~; :1.04 
0()~~6 
003''1 10!::; 
0039 :1.06 
0040 999 
004:1, :l.lO 
WRITE(IWl't03) 
FORMAT(15X,' ENVIRONMENl - 2') 
wl:~I'n:: (IW, :1.04) 
FORMAT(15X,' VEHICLE DRIVETRAIN - 3') 
WF~ITE( II,,), 10~) 
FORMAT(15X,' MOTOR DESIGN - 4') 
WF~ITE(IW,:I,06) 
FORMAT(15X,' VEHICLE SUMMARY - 5',11) 
lAJRITE(IW,:l.lO) 
FOI~MAT ( , $1 NPtj"f CODE: (1,-4): ') 
0042 READ(IR,12) IPARA 
0043 IF(IPARA.EQ.9) STOP 
0045 IPARA=IPARAfl 
0046 GO TO (1000,1010,1020,1030,1040vl050) IPARA 
004"7 1010 CALL VDP 1 <9EHI,.JT I' VEI .. IFA ,x)C ,.n~AIJ, VI'a I' VI,2) 
0048 GO TO 999 
0049 1020 CALL EVRON(HEDVEL,GRADE) 
0050 GO TO 999 
0051 1030 CALL DDP1(DIFRAT,RATIO,DEFF) 
0052 GO TO 999 
()O~;~') 1040 CALL MP1 (MTRT(~ I' MTPW, TPTRPtvl, F~ATIO, MSFPT) 
0054 GO TO 999 
0055 1050 CALL SUMARY(VEHWT,VEHFA,DC,TRAD,VK1,VK2, 
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V02. :l'·'l 
1 HEDVEL~GRADE,DIFRAT,RATIO,DEFF,MTRTQ, 
2 i"lTPlAJ, TPTI:;~F'M ? i"lSFPT ) 
0056 GO TO 999 
0057 1000 CONTINUE 
C 
OO~)8 TEMP:::TRAII/ (D:r FI:;~AT*lIEFF) 
0059 Al=.6*DC*VEHFA*TEMP 
O()60 A2::::VK2*COS (GI\ADE) *'1' EMP*VEI·IW'j'*(;;I:~?~V 
0061 A3=VEHWT*lEMP 
0062 A4= ( VF.J"IWT*GRAV* ( \)K l *COS «(H~{'dJE ) +8 I N (GRADE) ) ) *T Ei"lP 
006:5 C (.:) L L. S H F T S P ( 1 • , II 1 F f~ f~l T , T!=~ A Lt , f/l') H SPIt ) 
0064 K3=MTRSPD 
(" 
" 
0065 
0066 1:~0 
006'7 
0068 
c 
c 
C 
OOc>9 
00'70 
00,/'2 
C 
C 
00'74 
00'75 
OOT? ~5()0 
OO'7B 2000 
O()'79 
0080 :1,30 
0081 
WI:UTE( IW, 120) 
FORMAT(II,S,ldX,'TEST SPEED (MIS): ') 
READ(IR,14) VE.HSPD 
SPEED~::\)EHSPV 
CACULATE RELATIONSHIP BETWEEN VEHICLE SPEED AND MOTOR SPEED 
CALL SHFTSP(VEHSPD,DIFRAT,TRAD,MTRSPD) 
IF (t1TF~SPD. G'}' • TPTI:~PM) SPEED~.::TPTRPM*lRf.ID/DIFRAT 
IF (SPEED + E(~ + 0.) GO TO ~:jOO 
CACULATE ACCELERATION TIME 
CALL QATR(0.,SPEED,1000,TORQUE,ANS1) 
IF(SPEED.EQ.VEHSPD) GO TO 2000 
.CALL QATRCSPEED,VEHSPD,1000,POWlR,ANS2) 
ANS 1 ~::t!lNS 1 +ANB2 
WRITE(IW,130) ANSi 
FORMAT(' VEHICLE ACCELERATION TIME = ',Fl0.4) 
POW=(VEHSPD*(VEHWr*ORAV*VK1+VK2*VEHSPD)*CQSCGRADE) 
1 ++6*VEHFA*DC*(V~HSPD+HlDVEl)**3 
2 +VEHWT*GRAV*SIN(GRADE)*VEHSPD)/DE~F 
0082 WRITE(IW,150) POW 
0083 150 FORMAT(' POWER TO, FiAINTAIN SF"EED =' ,F10.:I,," Wf.1TTS') 
0084 CALL SHFTSP (VEHSPD, II I F f~AT l/ TRAl.I, MTF~SPD) 
0085 MTRSPD=MTRSPD*60/(2*3.1416) 
0086 WRITE(IW,l<!)O) r1TRSPD 
008'7 160 FORMAT(' MOTOR SPEED (RPM) @ SPEED :',X,F6.0) 
0088 GO TO 999 
0089 END 
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StoraSe ,Map for Pro~ram Unit .MAIN. 
Local Var·iableslI tPSECT $lIATA, Size .... 0001"76 .' .oF. (,) .. > + w(::ard~~ ) 
Narrle T~pe Offset NaITII!:~ T~}""e Offset NalYli!:.t ·r,::~r: .. €~ Of·fs.et 
ANBl 1:~*4 000046 ANS2 F~*4 000052 [lC f~*4 0()00"7~! 
lIEFF R*4 000:1.22 1) I FF~PIT f~*4 000:1.16 GI~fUIE 1:~*4 O()Ol L;~ 
GR~iV 1:~*4 000056 10 1*2 000 14:~~ l:PPII~PI 1*2 0()O144 
IR 1*2 000136 IW 1*2 000140 MSFPT 1:~*4 000 1 :~~~ 
l"ITF~SPl) 1:~*4 000 1. ~52 POW R*4 000166 SPE.ED 1=i:*4 O()0162 
TEMP 1:~*4 000146 TPTF~PM t~*4 000126 TRF\lI R*4 0000')'6 
VEHFA F~*4 000066 VEHSPD R*4 000156 VEHWT F~*4 000062 
Vl\l F~*4 000102 VK2 f~*4 000:1.06 
C()M~1()N B 1 oc·v.. / /11 Size .... 000040 16 • wOT"d!:> ) 
j\lsme T~pe Dft'Sf~t NalTt€~ T~pe Offs~~t Naille T=~pe CJff'se-~t 
f~\ 1 1:~*4 000000 (oi ~~ F~*4 000004 ~\:~ 1:~*4 000010 
(.:\4 F~*4 000014 MTI~TCi F~*4 OOOO:~~O MlPW 1:;:*4 0000::';~4 
1\~3 1;;~*4 000030 HEDVEL R*4 000034 
L..c)cal m:nd COMMON Ar'r'(:1~s: 
i\tame Tb~pf:~ Sec·tion ()ffsf:~t " ....... - ........ - S i z e'''' ........ " ...... D i ITlt~nS i Of'l~:; 
HDPIT UI<:l. $D~~T(.1 000024 O()OO11 ( t:' ,.} . ) (9) 
HT1r'l L.*1 1;l)PITA OO()0~55 00001.0 ( 4 + ) (8 ) 
F~(':\TIO f~*4 ~~DATPI OOOO()() 000024 ( 10. ) (5) 
Subrcutin~s, Functions~ Statement and Processor-Defined Functions: 
i"'~al"CIe T'~~i'-'-'e NalYle Tb~f:"f:~ NalTlf:~ T~}~'e' Name I ~F"e NaiTIf:~ T'~-:!F"e 
COt) F(*4 !:lATE 1:~*4 [ll)Pl 1:\*4 E'·)F~()N I;~*'<~ i"IP:!. 1=\*4 
POWEI:( 1:(*4 (~(.1 TI:~ 1:\*4 aHFT~)f' r,*4 srN f~*·4 SUMAI:;:Y t~*4 
'I OI~DUE F~*4 'v'DPl 1:,*4 
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FDI:~TF~AN I V ~,)02+ 1,-1 Pt-IGE 00:l 
O()Ol 
O()02 
C 
C 
C 
C 
C 
(" ., 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
c· H' 
e 
C 
C 
C 
C 
.' 
r 
.' 
C 
C 
DDP 1 • FOF~ PDP-·:1.1 IRT 11 ,TSl: 20"'OCT '-19"18 
COPYRIGHT (C) 1978, GOULD INC., ROLLING MEADOWS, Ill. 
INFORMf.tTION CONTAINED IN THIS LISTING 
IS THE PROPERTY OF GUULD, INC. AND IS 
HIGHLY PROPRIETARY. REPRODUCTION, 
DISCL.OSUF~E, Oli ANY USE OF ANY POKfION 
OF THIS LISTING IS PROHIBITED ,WITHOUl 
EXPRESS WRITTEN CONSENT OF GOUL.D, INC. 
WRITTEN BY-· Thomiis S. Latc)s 20·-0CT-·197B 
GOULD L.ABS, ELECTRONIC RESEARCH 
ROLLING MEADOWS, IL.l. 
~~ 12/640,-44 ,,},2 
MODIFICATIONS: 
********************************************** Drivetrain parameter subroutine VER 1.0 
********************************************** 
DESCFHPTION: 
This.is an 1/0 routine for enterinS vehicle 
drivetrain parameters. Up to five transmission 
ratios are permissible. 
SUBF~OUT I NE DDP:I. (1:1 IFRAT" F~Al 10" DEFF" ST 1M) 
INPUTS: 
DIFI=\:AT 
I:~ATIO 
DEFF 
OUTPUTS: 
DIFFERENTIAL GEAR RATIO 
AI:'~I:~f.1Y CON'I A I N I NG THE TF~t-d\ISi'tt I SS I ON F~AT lOS 
THE DRIVETRAIN EFFICIENCY 
OUTPUTS - The outputs of this subroutine are the user inputs 
SUBROUTINES CALLED: 
NONE 
FOR) DDP1=DDP1 
C STANDARD FORMATS: 
FORi'1AT( 1018) 
0003 14 
c 
C DEClF11:i:AT I DNS: 
,0004 LOCH Cr.1L* 1 l'iDAT ("9) "'-IT I M (8) 
0005 DIMENSION RATIO(S) 
0006 
OOO"}' 
C 
c 
DI:1TA 
Dr.l T I:, 
I'n~/OI 
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FORTRAN IV VO~~.l-t 
0008 
0009 
0010 
001 j, 
0012 
0013 
0014 
0015 
0016 
0018 
0019 
OO::~O 
002 j, 
0022 
0023 
00~~4 
OO:~5 
002'7 
0028 
0029 
0030 
0031 
003:~ 
0033 
0034 
0035 
C MAIN BODY: 
WIi:ITECIW,100) 
100 FORMAT(' DRIVETRAIN DESIGN PARAMETERS',/) 
WRITE(IW,110) 
110 FORMAT($,10X,' DIFFEREN1IAL RAllO: ') 
READ(IR,14) DIFRAT 
WRITE (IW, 1~~0) 
120 FORMAT($,10X,' NUMBER OF TRANSMISSION RA1IOS: ') 
I:~EAII (IR, 1~~)' ITR 
IF(ITR.EQ.O) GO TO 200 
WRITECIW,142) 
142 FORMAT($,10X,' SHIFT TIME (S~C): ') 
READ(IR,14) STIM 
DO 150 I=l,ITR 
WRITECIW,130) 1: 
130 PORMAT($,10X,' RATIO J,I2,X,':') 
READCIR,14) RATIO(I) 
IF(I.Et~.5) GO TD. 200 
150 CONTINUE 
20b WRITECIW,140) 
140 FORMATC$,10X,' DRIVETRAIN EFFICIENCY(%): '). 
READCIR,14) DEFF 
DEFF=[iEFF/100. 
WRITE(IW,145) 
145 FORMAT(II) 
f~ETURN 
END 
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PFIGE 002 
FORTI~AN IV StoraSe Map for ProSram Unit DDP1 
I...c)ca 1 Variables, .PSECT $DATA, Size .u 000046 :1.9. words) 
NalTl€-~ T~pe Offset Name T~pe 
\ 
Offset Name T~pe Offset 
DEFF R*4 G~ 000004 DrFRAT R*4 t~ 000000 I r*2 000044 
10 r*2 000040 I F~ 1*2 000034 1TF~ 1*2 00003:~ 
1W r*2 000036 STIM F~*4 (!? 000006 
l...oc.c~l and COMMON Arra~s: 
Nallie T~pe Section Offset ------8ize---·-·.· DilTJerlSiorls 
HDAT L*1 $DATA 000010 000011 5. ) (9) 
HT1M L*1 $[lATA 000021 000010 ( 4. ) (8) 
F~ATIO R*4 @ $lIATA 000002 000024 ( 10. ) (5) 
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000:1. 
c 
C 
r 
" C 
C 
C 
r 
" 
c 
C 
c 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
r -, 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
V02.1-1 
EVRON • FOI:;: PlIP-:l.1 IF~T 11 
COPYRIGHT (C) :1.978, GOULD INC., ROLLING MEADOWS, ILL. 
INFORMATION CONTAINED IN THIS LISTING 
IS THE PROPEI;:TY OF GOULD, INC. ANn IS 
HIGHLY PROPRIETARY. REPRODUCTION, 
DISCLOSURE, OR ANY US~ OF ANY PORTION 
OF THIS LISTING IS PROHIBITED WITHOUT 
EXPRESS WRITTEN CONSENT OF GOULD, INC. 
WRITTEN BY - Thomas S. Latos 23-0CT-1978 
GOULD LABS, ELECTRONIC R~SEARCH 
ROLLING MEADOWS, ILL. 
:~ 12/640--44'72 
MODIFICATIONS: 
********************************************** 
Environment ssubroutine VER :1..0 
**********************************.*********** 
DESCF~IPTION : 
This is an 1/0 routine to enter vehicle o~eratins 
env ir-c)nment to the lTIai n r()ut i ne + 
SUBROUTINE EVRONCHEDVEL,GRADE) 
INPUTS: 
HEDVEL 
Gl:~ADE 
OUTPUTS: 
Headwind velocitw (MIS) 
Road s~ope from horizontal (desrees) 
Outputs are the same as the inputs 
SUBROUTINES CALLED: 
NONE 
FOR) EVRON=EVRON 
C STANDARD FORMATS: 
0002:1.4 FORMAT(6F:l.2.0) 
C 
C DECLARATIONS! 
0003 LOGICAL*1 HDAT«l') dffIM(8) 
c 
0004 . ·DATA 
c 
C MAIN BODY: 
0005 WRITE(IW,:l.OO) 
0006 l.00 FOI:;:t-l?'d'(" OPER?'dING ENVIF~ONME.NT' 'II) 
0007 WRITECIW.,110) 
0008 1l.0 
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0009 
00:1.0 
00:1.:1. :I.~~O 
00:1.2 
001:3 
00:1.4 
()O:l.~:; :1.30 
0016 
0017 
READ(IR,14) HEDVEL 
WI:;:ITE (IW, 120) 
FORMAT(S,10X,' GRADE (DEGREES): ') 
READ(IR,:l.4) GRADE 
GRADE=GRADE*2+*3~14159/360. !RADIANS 
WI:;:ITE( IW, 1.~~0) 
FOI:;:MAT (II) 
F~ETURN 
END 
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P~IGE 002 
Storage Map for ProSram Unit EVRON 
Local Variables, .PSECT SVA1A, Size = 000034 14. wor-tis) 
Name T8pe Offset 
GRADE R*4 @ 000002 
lR 1*2 000026 
Local and COMMON Arraws: 
Name T8P, Offset 
HEDVEL R*4 @ 000000 
1W 1*2 000030 
Nallle 
to 
T~f~'e Offst:~t 
J: *2 O()003:;! 
i'.~ i:~file 
HDAT 
HT I i'i 
T~pe 
L.*1 
Section Offset 
$DATA 000004 
$DATA 000015 
------Size----- Dimensions 
000011 ( 5.) ( 9 ) 
U!<l 000010 ( 4.) (8) 
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FDI:;:TFi:AN IV PAGE 001 
(" 
.1 MP1.FOR PDP,," 11 /I:~T 11 TSl: 20"OCT'''19i'8 
C 
C COPYRIGHT (C) 1978, GOULD INC., ROllING M[ADOWS, ILL. 
000:1. 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C' , 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
C 
INFORMATION CONTAINED IN THIS LISTING 
IS THE PROPERTY OF GOULD, INC. AND IS 
HI GHL Y pr~oPI~ I ETAI;:Y • REPRODUCT I ON, 
DISCLOSURE, OR ANY USE OF ANY POR1IDN 
OF TI·IIS LISTING IS PI~OHIBITED WITHOUT 
EXPRESS WRITTEN CONSENT OF GOULD, INC. 
WRITTEN BY·.. TholTlas S. La'l:.os 20 .. ·QCT· .. 197B 
GOULD LABS, ELECTRONIC RESEARCH 
ROLLING MEADOWS, ILL. 
31 :~/ 640·-44 72 
i"10DIFICATIONS~ 
********************************************** Motor Parameter Subroutine VER 1.0 
********************************************** 
DESCI~ I PT I ON: 
This proSram is an I/O routine to input motor 
parameters to the main proSram via subroutine 
ar·Suemer,ts. 
SUBROUTINE. 
INPUTS: 
MTFi:TC~ 
TPTRPM 
RATIO(l) 
MTPW 
MSFPT 
OUTPUTS: 
Low speed motor torGue 
TORQUE/POWER transistion speed (RPM) 
AI:;:RAY CONTAINING GEAI~ Fi:AlIOS FOI:;: TRf.!lNSMISSION 
MAXIMUN MOTOR POWER 
MOTOI:;: SHIrT Sf·tEED 
. 
Outputs: the outputs of this proSram are the arSuements 
of the subroutine. 
SUBROUTINES CALLED: 
NONE 
FOFi:> MP:I.::::MFtl 
C STANDARD FORMATS: 
0002 12 FORMAT(10IS) 
0003 14 FORMAT(6F12.0) 
C 
C DECLAI=\:ATIONS: 
0004 IMPLICIT 
0005 LOGICAL*l 
0006 DIMENSION 
REAL(M) 
HDAT(9),HTIM(8) 
RATIO (~;) 
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F()F~TI:~AN :r v V02.1"·1 PAGE 002 
C 
000'7 DATA 
C 
C i"tA I N BODY: 
0008 WRITE(IW,100) 
0009 100 FOliMAT (I MDTDI~ PAI~AMETERS I ) 
0010 WRITE(IW,110) 
OO:U. 110 FORMAT($, lOX,' MAXIMUM SHi~FT lOliOUE (N'-M): ') 
0012 READ(IR,14) MTRTQ 
0013 WRITECIW,115) 
0014 115 FORMAT($,10X,' MAXIMUM SHAFT POWER (W): ') 
0015 READ(IR,14) MTPW 
0016 WRITE(IW,120) 
001'7 120 FORMAT($,10X,' TORQUE/POWER TRANSISSION SPEED(RPM): ') 
0018 READ(IR,14) TPTRPM 
0019 TPTRPM=TPTRPM*2.*3.1416/60. !RADIANS/SEC 
0020 IF(RATIO(l).EQ.O) GO TO 135 
0022 WRITE(IW,130) 
0023 130 FORMAT($,10X,' MOTOR SHIFT POINT(RPM): ') 
0024 F~EAD ( IF~, 14) i"lSFPT 
0025 MSFPT=MSFPT*2.*3.1416/60. !RADIANS/SEC 
0026 135 WRITE(IW,140) 
002'7 140 FORMAT(//) 
0028 RETURN 
OO:~~9 END 
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FDI:~TI:~(.~N IV Stora~e Map for Pro~ram Unit MPl 
L.ocal Var'iables, .PSECT ~~))ATA~ ('" ' ,,')l;~E' M .. 000042 j,7. wo r'ds» 
N~11T1e T~pe Offset Name T~:~pe Offst:~t NalTle T~F'€~ Off!:;et 
10 1*2 000040 IF~ I *~~ 0000~~4 1W 1*2 000036 
MSFPT F~*4 @ 000010 ~'jTPW F~*4 @ 000002 MTRTG 1:;:*4 Gt O()OOOO 
TPTI:;:PM F~*4 @ 000004 
Local and COMMON Arra~s: 
NalTle T~F'~' Sec-tiorl Offs;et _'_'_'M"_'-S i ze.--.-" M'- D i ITlerlS ions; 
HDAT L*j, $DATf.l 000012 000011 ( 5. ) ( 1,;') 
HTIM L*l $DATf.t 00002~3 0000:1.0 4.) an 
I:~ATIO R*4 @ ~;Df.1TA 000006 000024 ( 10. ) (5) 
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PAGE 001 
0001 SUBt~OUTINE SHFTSF' (VEHSF'D, DIFRAT, TRAD, MTRSF'D) 
c 
0002 IMPLICIT REAL(M) 
0003 MTRSF'D=(VEHSPD*DIFRAT)/TRAD !RADIANS/SEC 
0004 RETURN 
0005 END 
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F()F~TF~AN IV Stor'ase MaF' for Prosram Uni t SHFTSP 
I...c)ca 1 Variables, .PSECT $[iATA, Size _. 000010 4. words) 
Name T~pe Offset Name T':::Ipe Offset Name T~~pe Offset 
DIFRAT R*4 @ 000002 MTRSPD F~*4 (~ 000006 TRAD' R*4 @ 000004 
VEHSPl) F~*4 @ 000000 
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FOF~TF~AN I V V02.1-·1 PAGE 001 
0001 FUNCTION TORQUECV) 
0002 IMPLICIT REALCM) 
0003 REAL K3 
O()04 COMMON Al, A2, A3, A4, MTRlt~ \I MlPW, K3, HEDVEL 
O()O~j TOR(~UE::::A3/ (MlRT(~'~Al* (V+HEDVEL) **2-A2*V-·A4) 
0006 RETURN 
OOO'l END 
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F()F~TF(AN IV StC) r'age-~ jYjap f'oT' F'r'oBr'oiTI Utdt TCJI:':C~UE 
I...c)ca 1 VaT'iables, .F'SECT ~;XJATA , Size -' 000006 3. words) 
N<:~ITle T~pe Offset NalTle-~ T~r'f':! Offset NalTle T '::~P€~ Offset 
'rOI:~C~UE F~*4 000002 EQV V 1:~*4 @ 000000 
COMMON Block / /, Size .... 000040 16. wCH'ds) 
Nallie T~pe Offset Nallie T~pe Offset NalTle T ~:~p,€-~ Offset 
(.:) 1 1:~*4 000000 A2 R*4 000004 A3 R*4 000010 
(~4 1:(*4 000014 i"1 T 11:'1' C~ F~*4 000020 NlF'W 1:~*4 000024 
K3 1:(*4 000030 HEDVEL R*4 000034 
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FOF(n~AN IV V02.i-i 
0001 FUNCTION POWER(V) 
0002 IMPLICIT REAL(M) 
0003 REAL K3 
0004 COMMDN All' A21' A31' A4, MTf~TD" MTPW 5' K:~ 5' HEDVEL 
0005 POWER=(A3*K3*V)/(MTPW+K3*(-Al*(V+HLDVEL)**3-A2*V**2-A4*V» 
0006 RETURN 
OOO'/" END 
A-I Page 22 
FDF~TF~AN IV Storase Map 'for PrOSY'aITI Unit POWER 
Local Var'iables, .F'SECT $DATA, Size 
-
000006 3. wor·ds) 
Name T~pe Offset Name T~pe Offset NalTle T~F'e Off'S0~t 
POWEF~ F~*4 000002 EGV V F~*4 @ 000000 
COMMON Block I I, Size 
-
000040 16. words) 
Nallle T~pe Offset Name T~pe Offset Nallle T~pe Offset 
Ai R*4 OOO()()() A") A!. R*4 000004 A3 R*4 000010 
('~4 F~*4 000014 MTf~TC~ 1:~*4 000020 MTI:"W R*4 000024 
K3 1:~*4 000030 HEDVEL. 1~*4 000034 
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FDF~:rRAN I V 
C 
C 
VDP1.FOR 
priGE OO:!. 
PDP-11 /F~T 1:1. TSL.: ~~O'-OCT '-1978 
C COPYRIGHT (8) 1978, GOUL.D INC.? ROLLING MEADOWS, ILL. 
0001 
C INFORMATION CON1AINED IN THIS LISTING 
8 IS THE PROPERTY OF GOULD, INC. AND IS 
C HIGHLY PROPRIETARY. REPRODUCTION, 
C DISCL.OSURE, Ol=< ANY USE:: OF ANY PORTION 
C OF THIS LISTING IS PROHIBITED WITHOUl 
C EXPI~ESS WI~ITTE:.N CONSENT OF GOUL.D, INC. 
C 
C WRITTEN BY - Thomas S. Latos 20-0CT-1978 
C GOULD LABS, ELECTRONIC RESEARCH 
C ROLLING MEADOWS, ILL. 
C 312/640-4472 
C 
C MODIFICATIONS: 
C 
C ********************************************** C Vehicle Desisn Subroutine VER 1.0 
C ********************************************** C 
C DESCRIPTION: 
C 
C This proS ram is an I/O routine to input vehicle 
C desiSn parameters. 
C 
SUBF~OUT I NE 
C INPUTS: 
C VEHWT 
C VEHFA 
C DC 
Vehicle weishtCks) 
Vehicle frontal aresCm2) 
D T'aS cc:,eff i c i ent 
C TRAD Tir'e radius(m) 
C V1<1,V1<2 Rollin~ resistance tire coefficients 
c 
C OUTPUTS: 
C Outputs are the inputs to the main proSram 
C 
(". 
t., 
C SUBROUTINES CAL.LED: 
C NONE 
C 
C 
C FOR> VDP1::::VlJP1 
c 
C STANDARD FORMATS: 
0002 12 FORMAT(10I8) 
0003 14 FORMAT(6F12.0) 
C 
C DECLAI=<AT IONS: 
0004 L.OGICAL*l HDAT(9)vHTIM(8) 
C 
0005 DATA 
C 
C MAIN BODY: 
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F()F~TRAN IV 
0006 
000'7 100 
0008 
0009 110 
0010 
0011 
0012 120 
00t3 
OOt4 
0015 :1.30 
0016 
001'7 
0018 :1.40 
00:1.9 
OO~~O 
0021 :1.50 
0022 
00::?3 
0024 160 
OO~!~:; 
0026 
V02 + 1--:1. 
WRITE(IW,lOO) 
FORMAT(' VEHICLE DESIGN PARAMETERS' ,I) 
~YFUTE(IW,110) 
FORMAT(S,10X,' VEHICLE WlIGHT(ks): ') 
READ(IR,14) VEHWT 
WliITE( IW, 120) 
FORMAT(S,10X,' VEHICLE FRONTAL AREACm2): ') 
READ(IR,t4) VEHFA 
WliITE( IW, 130) 
FORMAT($,10X,' DRAG COEFFICIEN1: ') 
F~EAD(IR"t4) DC 
WFUTE( IW, 140) 
FORMAT($,lOX,' TIRE RADIUS(m): ') 
F~ E A It ( I R , t 4) T R A 11 
WRITE (I~I" l~jO) 
FO~~MAT(S,10X,,' TIRE CDEFFICIENTS (kl,k2): ') 
READ(IR,14) VK1,VK2 
WFUTE( IW, :1.60) 
FOF~i'-lAT (/ / ) 
RETURN 
END 
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StoraSe Map for ProSram Unit VDPl 
l...C)c<:~l Var'iablesl' .PSECT $DATA, Siz~? uu 000044 18. words) 
Ni:~ITIf.~ T,::~pe Offset NamE~ T'::~F··f.~ Offset Name T':::!PE~ Dffset 
DC 1:~*4 (!~ 000004 ID r*2 000042 I I~~ 1*2 000036 
IW 1*2 000040 TRAD R*4 l~ 000006 VEHF~) 1~*4 (!! OOOOO:;~ 
I.)EHWT F~*4 m 000000 VKl 1:~*4 fr! 000010 VK2 1:~*4 @ 000012 
Local and COrlMDN Ar'r'<:~~s ; 
NBIYIE' T~}""I!.~ Section Dffset _ •• _ •• "'MU_·· .. ·S i ze-'-'-' U" M" Dimensions 
HDAT 1..*1 $DATA 000014 OOOOl:l. ( 5. ) (9) 
HTIi"1 L*:1. $IJATA OOOO::.~~) OOOOlO ( 4.) (B) 
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FDF~TF~AN IV 
0001 
0002 
0003 
0004 
C 
C 
OOO~j 
0006 100 
QOO'? 
OOOB :1,:1.0 
0009 
0010 :1.20 
o () :U. 
0012 130 
00:1. ~~ 
0014 1.40 
OOl!7j 
00:1.6 1S0 
00:1. I' 
·:)0:1.8 160 
00:1. I;;' 
OO::.~() 
0021 
OO:;!~~ 10 
0024 :~O 
002::; 11'0 
0026 
002'7 180 
OO:~!8 
O()~?'9 :1.90 
0030 
00~~j, :;~OO 
0032 
O()]~5 
PAGE 001 
SUBROUTINE SUMARY (VEHWT,VEHFA,DC,TRAD,VK1,VK2, 
1 HEDVEL, GI~Al:IE, I:JIFI;~AT, RATIO, LtEFF, MlRT(~, MTF'W, TPTI:':PM, MSFPT) 
IMPLICIT I~EAL (M) 
DIMENSION RA1IO(S) 
DATA IW,.IR/~:nSI 
W RI T E ( I W ,. 1 00 ) 
FORMATC/,' VEHICLE SUMMARY',/) 
WI=<ITE(1W,110) 
FORMAT(8X,'BODY',lSX,'TIRES') 
WR1TECIW,.120) 
FORMAT(2X,'MASS',4X,'FA',4X,'DC',3X,'RADIUS',3X,'Kl', 
1 6X,. '1"'~2') 
WRITE(IW,130) VEHWT,VEHFA,DC,TRAD,VK1,VK2 
FORMAT(X,.F6.1,2X,F4.2,2X,F3.1,3X,F5.3,2X,FS.3,3X,E8.1, II) 
WRITE( IW, l.40) 
FORMAT(2X,'GRADE',2X,'HtADWIND') 
WRITECIW,150) GRADE,HEDVEL 
FORMAT(3X,F3.1,5X,F4.1,11) 
WRITE(IW,160) 
FORMAT(2X,.'REAR END',3X,'TRANSM1SSION',3X,'E~~ECIENCY') 
DO 10 1::::1 ,.~j 
ITF~::::r-:l. 
1FCRATIO(I)~EQ.O.) GO TO 20 
CONTINUE 
WRITE( IJ.tJ, :I.I'(» DIFRAl,. ITR,l)EFF*100. 
FORMAT(5X,F3.1,12X,Il,10X,F4.1,/) 
WF~ I TE ( I J.tJ , :I. 80 ) 
FORMAT(16X,'MOTOR') 
WRITE(IW,l,90) 
FORMAT(4X,'TORQUE',4X,'POWER',3X,'TRANSSION',3X,'SHIFT') 
WRITE(IW,200) M1RTQ,MTPW/:l.OOO.,lP1RPM,MSFPT 
FORMAT(3X,F5.l"SX,F4.:I.,5X,F6.l,,5X,F6.1,11) 
RETLU~N 
END 
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FORTF~AN IV 
I...c)cal Var'iables'l .PSECT $[lATA, Size "" 000060 24. words) 
Name T~~pe Offset Name T'~pe Offset Name T~pe Offset 
DC R*4 (!? 000004 DEFF R*4 (!? 000024 DIFRAT R*4 t~ OOOO~!O 
G I::: A DE: R*4 @ 00OOlt) HEDVE::L 1:~*4 @ 000014 I 1*2 000044 
IF! 1*2 000040 ITR I*~~ 000046 IW 1*2 000036 
i"lSFF'T F~*4 @ 000034 MTPW R*4 G~ OOOO;;SO MlRTC~ R*4 @ 000026 
TPTF~PM F~*4 @ 00003:~~ TRAD R*4 @ 000006 VE.HFA R*4 @ OOOOO:~ 
VEHWT R*4 @ 000000 VKl F~*4 @ 000010 VK2 R*4 @ 000012 
L.ocal and COMi"iDN Arra~s: 
Nam€-~ T~pe Section Offset ""-""--""'8 i ze·_M .. -'M .. - DilTlensions 
I~AT I 0 R*4 @ $DATA 000022 000024 ( :1.0.) C:J) 
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OOOl 
0002 
OOO~) 
0004 
O()06 
0007 
OOOB 
0009 10 
0010 
00:1.1 
0012 20 
O()1~~ 
00:1.4 
SUBROUTINE QATR(XLvXU,NDIM,FCT,ANS) 
TEMP::::O. 
H:::: (XU··HXL.) INDIM 
IFCH.EQ.O.) GO TO 20 
ANS::::FCT (XL) ·H· CT ( XU) 
DO 10 I::::l,NDIM-l 
TEMP::::TEMPtFCT(XLt(I*H» 
CONTINUE 
ANS::::(ANStTEMP*2.)/2.*H 
f\:ETURN 
ANS::::O. 
F~ETUF~N 
END 
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PAUE 001 
StoTase Map for ProSram Unit QA1R 
Local t)ar'iabl(7~=; , .PSECT $DAlA, S i ~~:e ~ .. 000032 13. wor·di:; ) 
i\jam f::' T~:~pe Off's&.~t NalTle T!:~P€~ Offset. Name T\:~P0~ Of'f!ll.E·t 
fiNS F~*4 @ 000010 H F~*4 000016 I J:*::! 000022 
NDli"i 1*2 @ 000004 TEMP t~*4 000012 XL. 1:~*4 (1:1 000000 
XU 1:~*4 @ 000002 
~:)ub 1'OUt i nes, Functi ons, statemrl.'nt and PT'CIC€~Sl:>o T"-'D€~f in0~d FUl"lct ions: 
N ~:~ ITI f.~\ 
I::CT 
T~}~~f:~ 
F~*4 
NalTle T~pe Name 
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APPENDIX II 
COMMUTATION CIRCUIT DESIGN ANALYSIS 
This appendix presents an analysis of the inverter commutation 
SCR7 fl . . sequence. Expressions are derived for the peak current, Ip oWlng ln a 
commutation thyristor (SCR7-SCR8), the maximum commutation capacitor voltage 
Ve, and the stored energy, Up, of the commutation circuit as functions of the 
battery voltage, Vbat' battery current, Ibat' thyri stor turn-off time.l T qmi n, 
and ci rcuit component values La' C1' and x:.::Nb/Na. The peak energy is then 
mi nimi zed wi th respect to normal i zed component values to determi ne "i dea 1" 
va 1 ues for these components dependi ng on Ibat' Vbat' and T qmi n. It is seen 
that this analysis yields only two constraints on the three components. The 
free parameter may be used to lower the peak current at the expense of raising 
the commutation capacitor voltage) or vice-versa. 
The circuit is modeled as shown in Figure A2-1. The coupled inductors, 
LA and LB are characterized by two parameters La and x. La is the inductance 
of the LA winding (LB terminals open-circuited), and x2 is the ratio of the LB 
and LA inductances. 
The effective inductance of the coupled inductors in series is thus 
L - L (l+x)2 c - a 
[1] 
[2] 
cT is defined as the total commutation capacitance, or twice the value of 
either commutation capacitor alone. 
[3] 
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+ 
V 
bat 
(1340) 
Figure A2-1 
Ibat 
LA 
• 
+ 
• + VC1 LB Vout 
. B IL 
+ 
VC2 C2 
This figure contains the commutation circuit for the 
bus commutated inverter. The design analysis concentrates 
on determining the value of commutation inductance, capacitance, 
and energy stored prior to commutating the main SCR's. 
The clamp windings are not included in this figure. 
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The initial conditions at the initiation of the commutation sequence are: 
=--- [4J 
t=o 1 +x 
[5] 
where Ibat is the dc bus or motor current before initiation of the 
commutation, and Vo is the (as yet undefined) initial commutation capacitor 
voltage. The initial commutation current is smaller than the motor current, 
due to the added inductance of the LB winding. 
Vout is defined as the voltage across the thyristor bus to be 
commutated. It is assumed here that the thyri stor was conducting before 
commutation, and that the motor phase current remains positive (negative, in 
the case of a bottom bus commutation) during the commutation interval, so that 
the thyristor reverse bias time is defined here as the interval of time over 
which Vout remains negative. 
The ana lys is wi 11 proceed as fo 11 ows. An express i on for the reverse 
bias time will be derived, and set equal to Tqmine This constraint will 
determine VCl' the commutation capacitor voltage. Given VCl and the original parameters of La and x, the peak stored energy will be evaluated and 
minimized. 
Application of Kirchoff's voltage and current laws to the circuit of 
Figure A2-l yields a second-order constant-coefficient differential equation 
in i B. L 
d2 . (\B) = 0 1 B 1 L + [6J dt2 L7 c 
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The initial condition on vC1 can be restated in terms of iTlB 
I _V - 0 t=o [7] 
The differential equation and initial conditions form a closed set. 
The solution is valid up to the point when the clamp thysistor (SCR 9-l0-not 
considered here) is fired. Until that time, 
[
.1+y2 J 1;2 . 
-y S1n (wt+a) 
y 
[8] 
[9] 
[10] 
[11] 
This expression for iTIB can be used with Kirchoff1s voltage law to determine 
Vout as a function of time. 
Vout = Vb at - (..::a.
C
L T) 112 Ibat 1 +y2 1;2 [ --] cos (wt+a) [12] 
(l+x) y2 
The time, tRB' when Vout <0 is thus given by 
wtRB = cos-1 [ q ...... y ] - cos-1 [ 1 ] \iiif' Vi+7 [13] 
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where 
l+x q :-
z 
z = 
[14] 
[15] 
Now, tRB is set equal to Tqmin , and the cosine of both sides is taken. Use of 
a trigometric identity yields 
[16] 
[17] 
Eq. 17 has four solutions for y, two imaginary roots, ±j, and two real roots. 
[18] 
It can be shown that the "_" solution corresponds to a non-physical root of 
the equation, and that the "+" solution is the correct one. 
The peak stored energy is defi ned as the energy stored i n LA and L B 
when iLB is at its peak value. 
Up = 1/2 Lc Ip2 
= 1/2 La I~at ( 1+y2 ) 
y2 [19] 
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where the peak current, Ip' is obtained from Eq. 8. It is useful to normalize 
th is peak stored energy to a quant i ty defi ned as the diverted energy, Ud' .!!p 
is this normalized diverted energy_ Then 
[20] 
Where Ud is the product of battery voltage, dc bus current, and mi nimum 
thyristor turn-off time. Thus 
_ 1 ( 1 +y2 ) ~ 1 ) U - 12 -- .-'---~ y2q cos-1W . [21] 
Substitution for y yields 
[22] 
The peak normalized energy of the commutation circuit is seen to depend 
on the two normalized parameters, q and W. Minimization with respect to q 
gives 
= W2+[1 + (1-W2) 1f2]2 
q=1 2W2cos-1W 
[23] 
A value of 1 for q yields t~e minimum energy for any particular W. 
Minimization with respect to W is done numerically. A plot of Up (W) is shown 
in Figure A2-2. The minimum value of .!!p is seen to occur for W=Wmin=0.8494. 
The significance of .!!p is that the peak stored energy in the commutation 
circuit must be greater than 3.81 times the diverted energy) Ud• 
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Figure A2-2 
0.0 0.5 
Plot of U vs. W, q = 1 
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1.0 1.5 
Minimum Value, U == 3.81, occurs at W == 0.849 
-p 
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At this point, using q = 1 and Wmin = 0.8494, then 
L= 0.556 = Ymin 
wTq . = 0.5559 = Kmin mln 
The actual inductances, capacitance, and voltage corresponding to these 
normalized values are determined as follows. The normalized circuit time 
constant, Kmin' is used to calculate the ideal inductance La. 
[24J 
At the minimum peak energy q = 1, therefore 
La 
_ Vbat Tqmin [25J 
--- --
Ibat Kmin 
(l+x) Vbat 
Vo = [26J 
Ymin 
CT = 
Ibat Tq . 1 ( )( )( ) Vbat (1::~2 Kmin [27J 
The peak current, Ip is given by 
Ibat [1+Y2 . ] ¥2 
i Bl 
mln [28] = 
L peak (l+x) y2. mln 
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.1 
Thus, the mai n wi ndi ng inductance for mi nimum peak stored commutation 
energy is given by Eq. 25. Then Eqs. 26 and 28 are used to determine a value 
of x which best suits the commutation thysistor voltage and current ratings. 
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APPEND IX II I 
INVERTER LOSS ANALYSIS 
111.1 Main Semiconductor On-State Loss Analysis 
A-III Page 1 
Page Number 
A-III-2 
111.1 Controller Main Semiconductor On-State Loss Analysis 
An expression for the on-state conduction loss of the controller main 
devi ces is deri ved in th is appendix. Fi rst, the average battery power is 
calculated as a function of the peak motor phase current (assuming sinusoidal 
waveforms) and motoring power factor. Then, an assumption of constant 
semiconductor on-state voltage drop is used to compute the main device 
conduct ion loss. The two equations for battery power, and semi conductor 
conduct ion losses are then combi ned to yi el d a predi ct i on of mai n 
semi conductor losses normal i zed to battery power as a function of the power 
factor and rat '1 0 of semi conductor on-state voltage drop to battery voltage e 
Figure A3-1 gives a schematic illustration of the three (fundamental) 
phase currents in the motor duri ng operation of the inverter. The motor is 
assumed to be a set of three ideal current sources, and the battery is assumed 
an ideal voltage source. 
The lighter lines in Figure A3-1 show the phase currents as a function of 
time. Underneath the plot are markings which indicate the time intervals 
duri ng whi ch each motor phase (</>1, </>2, and </>3) is fed from its upper bus 
thyristor or diode. Six step operation is assumed, so that one of the SCR's 
associated with any particular phase is on at any specific time. The solid 
line represents the sum of current in the bus as a function of time (i.e., the 
actual battery line current). 
The voltage and current are out of phase by the power factor angl e, as 
indicated in the Figure. The average battery line current is 
e+21T/3 
- __ 1_ f 10 sinlldll = ~ 10 cos e 
1T/3 1T 
[lJ 
e+1T/3 
Since the motor phase current is always passing through a semiconductor, be it 
a diode or thyristor, an assumption of equal and constant on-state voltage 
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\4 ¢1 _.---:---1 
(Phase 1, fed from upper bus) 
r-e 14 ¢2 
¢3'---1 
(1344) 
Figure A3·-1 This figure illustrates the three motor phase currents as a 
function of time. The motor is operating with a power 
factor angle e and it requires a peak phase current of 10. 
The heavy line in this figure is the resulting dc link current 
flowing in the inverter. 
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drops, Vd' for both gives a simple approximation for the main semiconductor 
conduction loss, Pc 
TI 
[2J 
TI 
o 
There are six SCR-Diode pairs, each on for a 50% duty-cycle. So, the total 
time average main conduction loss is 
Thus) the fraction of battery power (duri ng motori ng) that is lost to the 
mains is 
T 
Pc = __ lL._ [4] 
Pbat Vbat cose 
Note that as e + TI/2, cos(e) + 0, and (PLoss/Pbat) + 00. This is due to the 
fact that 8=90 corresponds to no battery power out, whil e there st ill exi sts 
finite semiconductor losses. 
The motor power factor is sometimes defined as 
PMotor 
-------
P. F. = [5] 
3Vt-nIRMS 
Caution should be exercised in using this definition of COS(8) in the formula 
of eq. 5, as the two definitions coincide only when the semiconductor voltage 
drops are negligible. In fact, the power factor, defined in terms of the 
motor power, wi 11 go to zero before e reaches 90°. Thi sis due to the fact 
that, for 8 = 0, the motor accepts current form the battery at a voltage that 
is less than the battery voltage by one diode drop, but returns it at a 
voltage that is greater by as much. When the net current out of the battery is 
small, this difference can become significant. 
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APPENDIX IV 
CONTROLLER ELECTRICAL SCHEMATICS 
1. Power Circuit 
2. Micro Processor 
3. I/O Board 
4. Signal Interface Circuit 
5. Frequency Control 
6. Sine-Triangle Generator 
7. Main Thyristor Gating Circuit 
8. Commutation and Clamp Logic 
9. Gate Drive Amplifiers 
10. Gate Firing and Snubber Circuits 
11. Tachometer Logic 
12. Logic Power Supplies 
13. External Wiring 
A-IV Page 1 
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~" ~A.-" ~~ ~ Ab-K ~ ~::~'~ CJL =~ ~ ~ ::=: ~ ~AH' ~ ! .:=: ~HUNT t ~ ~ ~ A&-R 
~ ~ ~-n RBT~t~ ~ Nl-3S 
17 g A'l-B 
) ~~ ~ A2-43 
V 5ENSE l~: ~ g ;-:: 
LOGIC GND. if 0 I'll. -'1-3 
DIVIDEt> 
LINE 
VOLT~t 
HALL 
DEVICE 
{! ij ~ 
-~ 
Afo-W 
Afo- 't1. 
No-V 
A6-Y 
A~-B 
No -"14-
N"O-Y 
A"-'l\ 
Aro-Y 
POSITION) OF 
TERNI\NA1\ONS 
ON BACKPLANE. 
&\\I£N BY NQ. 
~s 
BATIERY -to t q1 0 TO PR~REC:.UUTOR PIN A 
- 0 0 TO !>IUITC.H PIN A 
fAN-+-{ 0 0 + },.o rlv. NlODUU. 
- o~--------------------------------------------o-
T81 
POWER S,AGE 
A-IV-14 
REVISIONS 
DATE I APPROVAl 
J"l I~ 
A5-14- o---------------....!...-« L!..0 I· -
.... 1 
AS-8 0 ( Lb I 
AS-, 0 <~,! ~ FWD 1 -U 0 NEU 
, 9 RE'l 
AS-9 0 <Lsi I 
" I 
~ACC~BRK. 
Ic.JwfOK leeLf iDK 
AS-P 0 (/'&1 I 
" I ' 
AS-N 0 (.L1S1 I I 
... I 
AS-B 0 ( /\~I I 
" I 
AS-l1. 0 ( .... 1"11 
..... - 0 I 
At-+"3 0 ( L1 ! 
..... 
AS-L 
A4--X 
AS-1S 
1'15-9 
AS-1'o 
A'I"-X 
A 1.-4-3 
C.ONNECTOR TYPL ANlPI-\~NOl. J2. \1- 101'=>0 
Pl , I1-201'=>Q 
Jl 1+2 
o ( F.OUT 
o "c G-ND. 
l~"JI) O------------------------------~-<, TFWD 
o t~ T.REV ~ TO 
o 't -1"15-.: 
o t &NO 
o 'taSWEll) 
TACHOMETER 
CONNECTOR TYPE. MJW\\~WOL ~ Sl-101'MJ 
A6-A ~ 210' 
A6-W ~~ LOW BATTERY 
A6-A 
A&-X 
nOR 
~)---------------~~ OVER CU~REN\ 
Ab-1 ~ 120R 
A6-20 . ~~ OVER TE.N\PER,e..l\~E 
A7-A 
A7-D 
Al-A 
A7-3~ 
A7-Y 
A'3-K 
A8-4-3 
nOR 
~-----------------------------~~ EN\EGENC.Y Sr\\lTDOWN 
LED·, MONSI'IN"TO ~ 311=1+<;+, + POSITIONS. 
: -r~OENE"'nON 
o 0 
o J ONj(JfF ":YJJliC,\\ 
TQU.MNCES.: UNLIEU OTHEIltWI&E SPECifiED o ..... ~."".Il.).f)M[rJE'" 
CHECKED 
DATE 
-) GOULD 
DO NOT SCALE THIS DRAWING 
GOULD LAaoMTO"IES 
IIlOLLlNQ MUDOwS. ILL..10001 
5C.~E.MATIC DIAGRAM 
E)(TERNI\L Vll\R\NGr-
IDI 1 
APPENDIX V 
MICROCOMPUTER PROGRAMS 
A-V Page 1 
PAGE QH'll 1\CDRIV *** 
QHHH 0 00liHH 
00015 00002 
00020 01HHB 
00025 00004 
00030 00Q1Q15 
00035 Q100QJ6 
00040 00007 
00045 00008 
0005QJ 00009 
00055 IH'l010 
00060 IH~011 
0eJ065 00012 
0!Hn0 00013 
00075 00014 
00080 QJQl015 
QJQl0B5 0QJQJ16 
0QJQl90 QJQlQJ17 
00095 (H~018 
00100 00019A 0000 
00105 00020A E400 
00110 00021 
!H'll15 00022 
00120 QlQJQJ23 
013125 013024 
Q1Q113Q1 00025 
01H35 ~HH~26 
00140 00027 
00145 00028 
00150 00029 
00155 QJ0030 
0(11160 00031 
00165 ~QJQJ32 
IHH 70 0!HB3 
eHH 75 00034 
00180 00035 
00185 00036 
00190 00037 
130195 (HHDA 
00200 00039 
00205 tHHlJ40 
00210 00041 
0QJ215 00042 
00~2QJ QJQJ043 
00225 IHH'J44 
00230 00045 
00235 130046 
00240 IHH~4 7 
00245 'HH~48 
00250 00049 
(HlJ255 Ql0050 
00260 130051 
00265 r3QJ052 
0027QJ 00053 
QJQl275 00054 
1313280 013055 
00285 00056 
00290 00057 
0QJ295 0QJ058 
E4Q1QJ 
E4QJ(/J 
E401 
E402 
E403 
E41QJ 
E411 
E412 
E413 
E414 
E415 
E416 
E417 
00Q1QJ 
r;H:HHlJ 
QlQlIH 
IHH'2 
0003 
0004 
0005 
0QJQJS 
0QJQJ7 
QJ0~8 
QJ0~9 
0001\ 
QJ(H'JB 
0Q1QJC 
QJ0QJD 
AC DRlVE - ENGINEERING PROTOTYPE - VERSION 1.0 
NAM ACDRIVE 
OPT REL,CRE,P=58,U,G,LLE=82 
TTL *** AC DRIVE - ENGINEERING PROTOTYPE 
* 
* 7/313/80 ASSEMBLY DATE: J.R.M. 
* 
* 
* 
* 
* 
* 
DISK #6 
ACDRIVIQI.SA 
ACDRIVIQJ.RO 
ACDRIVIQJ.LO 
(BACKUP DISK ~7) 
SOURCE FILE 
OBJECT FILE 
MEMORY IMAGE FILE 
1\ FILE EQU $HlJ PROGRAM VERSION 1.0 
* 
* BSCT = $40 
* PSCT = $C800 
* DSCT = SCFFF : SET END O~ DSCT 
* STACK = $(00-3F) 
* 
A ASCT 
* 
ASCT 
ORG 
EQU 
$E40Q1 
$E 4QJ0 MOTOROLA M.ICROMODULE MM018 
* PARALLEL INTERFACE ADAPTER 
* A PlAIA D EQU 
A PIAIAC EQU 
A PIAIBD EQU 
A PIAIBC EQU 
* 
ASCT 
ASCT+l 
ASCT+2 
ASCT+3 
DATA DIRECTION REGISTER - ADDR 
CONTROL REGISTER - ADDRESS 
DATA DIRECTION REGtSTER - DATA 
CONTROL REGtSTER - DATA 
* PROGRAMMABLE TIMER 
* 
A PTM1CX EQU 
J\ PTM2CS EQU 
A PTMILC EQU 
A PTMIXX EQU 
A PTM2LC EQU 
A PTM2XX EQU 
A PTM3LC EQU 
A PTM3XX EQU 
* 
ASCT+16 
il\SCT+17 
i\SCT+18 
ASCT+19 
ASCT+21:'l 
ASCT+21 
ASCT+22 
:\SCT+23 
CONTROL #1 AND 3 / Nap 
CONTROL #2 I STil\TUS 
MSB BUFFER / COUNTER t;1 
LATCH ~1 / LSB BUFFER 
MSB BUFFER / COUNTER t2 
LATCH #2 / LSB BUFFER 
MSB BUFFER / COUNTER #3 
LATCH t3 / LSB BUFFER 
* MULTIPLEXER ADDRESSES 
* (L~BEL). - IND1C~TES LABEL'S MUX ~DDRESS 
* ~ ,~1 
~ REGV. 
A SLtPM. 
A VBAT. 
A TBAT. 
A At4. 
J\ AI5. 
A vg7.. 
A ~I7. 
A A18. 
A AI9. 
,1\ ,~Il0. 
A AIlI. 
A TO~. 
A T01. 
EQU 
EQU 
E(JU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQIJ 
EQU 
A-V 
o 
~t 
.~t+l 
:\1+2 
A1+3 
AI+4 
AI+5 
AI+fi 
A1+7 
.:l\I+8 
11.1+9 
AI+l~ 
:\1+11 
A1+12 
A1+13 
Page 2 
REGENER~TION CONTROL 
SLIP MAGNITUDE 
BATTERY VOLTAGE 
BATTERY CURRENT 
UNUSED 
UNUSED 
VOLTS/HZ 
UNUSED 
UNUSED 
UNUSED 
UNUSED 
UNUSED 
TEMPERATURE 0 ,COM. C~P. 
TEMPERATURE 1 ,COM. SCR 
PAGE 002 ACDRIV 
00300 00059 
00305 CHHH,0 
00310 00051 
00315 000fi2B 00~0 
"''''32''' 00063 
00325 130064 
"''''330 "'0065 
00335 00"'66 
00340 00067B 0000 
00345 00058B 0~01 
00350 00069B "'002 
00355 000708 0"'03 
00360 00071B 0004 
00365 0"''''72B "''''05 
00370 00"'73B 0006 
00375 00074 
"''''380 "'0075B 0008 
00385 ~0076 
"'0390 00077B 0009 
01B95 00078 
0"'4"'''' "'0"'79B "'00A 
"'0405 00080 
0041'" 00"'81B "'00B 
"'0415 00082B 00"'E 
0"'420 00083B 000F 
00425 00084B 0010 
00430 00085B 0012 
00435 00086B 0014 
00440 ~0087 
00445 00088B 0016 
00450 00089B 0017 
00455 00090B 0018 
00460 00091B 001A 
00465 00092B "'01C 
00470 "''''093B 001E 
00475 00094B 0"'2'" 
00480 0"'095B 0022 
00485 00096B 0"'23 
"'0490 00097B "'024 
00495 00098B 0025 
00500 00099B 0026 
"'0505 0010"'8 0027 
00510 00101B 0028 
00515 00102B 0029 
00520 00103B 002A 
00525 00104B 002B 
00530 00105B 002C 
00535 00106B 002D 
00540 00107B 002E 
00545 0"'1"'8B 003'" 
00550 00109B 0033 
0"'555 "'IHl'" 
00550 00111B 0035 
"'0565 00112B "'036 
0"'57'" 00113B 0037 
*** 
0"'01 
"'0"'1 
"''''01 
"'001 
0(HH 
0001 
0002 
00"'3 
0001 
0001 
01302 
0002 
0002 
0001 
00CH 
0002 
0002 
0002 
0002 
0002 
01301 
0001 
0001 
0001 
0001 
01301 
0001 
0001 
0001 
0(HH 
0001 
0001 
0002 
0003 
0002 
AC DRIVE - ENGINEERING PROTOTYPE -VERSION 1.0 
A T02. 
A T03. 
* 
EQU 
EQU 
IH+14 
.1\1+15 
TEMPERATURE 2 ,MAIN SCR BOTTO~ 
TEMPERATURE 3 ,MAIN SCR TOP BU 
BSCT 
** 
** VARIABLE STORAGE LOCATION 
** NOTE: FULLSCALE (F.S.l INPUT = 1~.~0~V INTO A' 
** 
A VBAT RM8 
A T8AT RMB 
A VH'l RMB 
A SLIPD RMB 
A SLIP~ RMB 
A REG V RMB 
A FREQ RMB 
* 
1 
1 
1 
1 
1 
1 
2 
A DIA RMB 1 
* OVERCURRENT , 
A DIB RMB 1 
B~TTERY VOLTAGE: 1R0V F.S. -
BATTERY CURRENT : BA~A F.S. -
VOLTS/HERTZ : .85~V/HZ F.S. 
SLIP DIRECTION: "l"=POS. :"~" 
SLIP MAGNITUDE : l~HZ F.S. - • 
REGENERATION CONTROL VALUE : ~ 
TIMER COUNT - QUS / BIT (COUNT 
A : BIT 7-
TACH , REV 
8 BIT 7-
* 
DIGITAL INPUTS PORT 
UNUSED, UNUSED, FMIN, 
DIGITAL INPUTS PORT 
BIT~ = MAIN ENABLE 
DIGITAL OUPUTS PORT 
BIT 1-7 UNUSED , 
A DOB RMB 1 
* 
A PER RMB 
A SMAXV RMB 
A CSLIPV R~B 
A KGAIN R~B 
A ERRA RMB 
A ERR RMB 
* 
A STR RMB 
A STRF RMB 
A INC! RMB 
A INCP R"'iB 
~ INCPO RMB 
A INC RMB 
A INCO RMB 
A VLOOP RMB 
A VSIGNF RMB 
A MODEF RMB 
A IDIRF RMB 
A SLIPF RMB 
A REGF RMB 
A HOTF R"'iB 
A SHUTF RMB 
A ICOUNT RMB 
A COUNT RMB 
A TIME RMB 
A MULT RMB 
A DIVW RMB 
A TEMP R"'iB 
A CTEMP RM8 
* A CPULSE RMB 
A CSINE RMB 
A CTRIA RMB 
3 
1 
1 
2 
2 
2 
1 
1 
2 
2 
2 
2 
2 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
2 
3 
2 
1 
1 
1 
A-V Page 3 
B : BIT 0-
1ST-ROUNDED 8MSB;2ND & 3RD PE~ 
SLIP MAX. VALUE -DERIVED 
CONTROL: SLIP VALUE 
ERROR * GAIN CONSTA~T 16 BITS 
16BIT ERROR TERM A 
16BIT TOTAL ERROR TERM 
SINE TRIANGLE RATIO CODE 
SINE TRIANGLE RATIO FLAG :"1"= 
INTEGRAL CORRECTION TER"'i 16BIT 
PROPO~TIONAL CORRECTION TERM 1 
PROPORTIONAL SUM 
LON SPEED CORRECTION TERM 16131 
LOW SPEED SUM 
LOOPING COUNTER 
VOLTAGE SIGN FLA~ - (8BITS OF 
EXECUTIVE MODE FLAG :" 1 "=CONTR 
INVERTER DIRECTION FLAG :" 1 "=F 
ZERO SLIP FLAG :"0"=NOR"'iAL ;"1 
REGEN. SLIP LIMIT FLAG::"0"=NO 
THERMISTOR OVERTEMP FLAG :"0"= 
EMERGENCY SHUTDOWN DELAY FLAG 
COUNTS INTERRUPTS BEFORE RETUR 
LOOP COUNTER 
DELAY COUNTER 
MULTPLICATION WORKSPACE 
DIVIDER WORKSPACE 
LOOK-UP TABLE t>lORKSPACE 
CONTROL: WORKSPACE 
CONTROL: 2-PULSE VALUE 
CONTROL: SINE V.1\LUE - 10.0V F. 
CONTROL: TRIANGLE VALUE - 10.0 
P2\GE 003 
005~0 00115P 
00585 (HH16 
00590 00117 
00595 00118 
00500 00119 
QJ0505 (HH20 
00~10 00121P 
00615 00122 
00520 00123 
00625 (HH24 
00630 QJ0125P 
00635 CHH26P 
~0640 0QJ127P 
00645 00128P 
CH'J 650 0 0 1 2 9P 
00655 00130P 
00650 00131P 
00665 QJ0132P 
00~70 00133 
00675 (HH34P 
CH~~80 Ql0135P 
00685 (HH35P 
00690 00137P 
00595 00138 
00700 00139 
00705 00140P 
00710 00141 
00715 00142 
00720 00143 
00725 00144P 
00730 00145P 
00735 00146P 
00740 00147P 
00745 00148P 
00750 {HH49P 
00755 00150P 
00760 00151P 
00765 0QJ152P 
00770 00153P 
00775 00154P 
00780 00155 
QJ07A5 00156 
00790 00157 
00795 00158P 
00800 00159 
00A05 00160 
00810 QJ0161P 
00815 (HH62P 
0082QJ QJ0163P 
00825 00164P 
00830 00165 
00835 00166P 
00840 00167P 
QJQJ845 eHH68 
00850 00169P 
00855 00170P 
0QJ86eJ 9Hn 71P 
0121865 (HH 72P 
A.CDR IV *** 
0000 7E 00eJF 
0003 10 
0004 5C 
0005 DC 
0006 E6 
00917 E6 
0008 02 
121009 511 
000A 4C 
00013 64 
000C 9C 
IHHm 113 
000E 5B 
000F 8E 003F 
0012 7F E401 
0015 7F E403 
0018 86 FF 
001A B7 E400 
001D 87 E402 
0020 86 3E 
0022 B 7 E401 
0025 86 3E 
0027 B7 E403 
002A B5 E402 
002D B 6 E400 
0030 86 1B 
0032 B7 E410 
0035 CE FF9B 
0038 FF E416 
00313 86 03 
003D 137 E411 
QJQl4QJ 86 13 2 
0042 B7 E410 
0045 CE 003C 
0048 FF E412 
00413 86 02 
AC DRIVE - ENGINEERING PROTOTYPE - VER~ION 1.0 
PSCT 
** 
** 
** INITIA.LIZATION ROUTINE 
** 
** 
P START JMP INIT BRA.~CH A.ROUND CONSTA.NT STORAGE 
* 
* CONSTANTS STORAGE LOCATION 
* 
,1>. FCB 
A VHZM FCB 
A KVH'Z: FCB 
A. KMOT FCB 
A. KREG FCB 
A. KLOW FCB 
.'A" KFREQ FCB 
1-\ KPOT FCB 
* 
1\ IPOMAX FCB 
1-\ IPOMIN FCB 
A PIRQ FCB 
1>. EtRQ FCB 
* 
* A INIT 
* 
LDS 
FILE 
92 
220 
230 
230 
2 
84 
76 
100 
-100 
~lB 
$5B 
#$3F 
PROGR.1>...., FI LE NUMBER 
.360 V/HZ MACHINE CON~TANT (37 
255(.860) 
(1.56 V/HZ)/1.7~2 
(1. 55 V /HZ) /1. 732 
2/("255") LOW SPEED GAIN CON~T 
16(5.23) 
76/ ("251)") 
PROPORTION'A"L SUM MAX. LTMTT <= 
PROPORTIONAL SUM MIN. LIMI~ )= 
DISABLE IRQ LINE 
ENABLE IRQ LINE 
INITIALIZE STACK POINTER 
* PIA. INITIALIZATION SEQUENCE 
A 
A. 
A. 
A. 
A 
,1>. 
A 
l\ 
A 
A 
A 
* 
* 
CLR 
CLR 
LDl\A 
STAl\ 
STAA 
LDAA 
ST1-\l\ 
LDAA 
STAA 
LDA,A 
LDAA 
PIA1AC 
PVUI3C 
~$FF 
SELECT A-DDR 
SELECT B-ODR 
PIl\ll\D CONFIGURE Pl\0 -Pl\7 AS OUTPUTS 
PIA1BD CONFIGURE PB0 -PB7 AS OUTPUTS 
#%00111110 
PIA1l\C CONFIGURE C1-\l-IN; CA2-0UT (HIG 
#%00111110 
PIA1BC CONFIGURE CB1-IN; CB2-0UT (HIG 
PIl\lBD CLEAR IRQ FLAG 
PIl\l1-\D CLEAR IRQ FLl\G 
* PTM INITIALIZATION SEQUENCE 
* 
A LDAA #%00011011 PULSE WIDTq COMPARISON MODE 
* OUTPUT MASK, IRQ DISABLE, X, X, X, 16BIT COUNT, INT 
* NOTE: IRQ DISABLED ONLY DURING INITIALIZATION ROUTI 
A STAA PTM1CX CONFIGURE TIMER #3 
A LOX ~$FF9B FULL SCALE - 100 US 
A STX PTM3LC INITIALI7.E COUNTER V1-\LUE 
A LDAl\ ~%000(1J0011 CONTINUOUS OPERl\TING MODE 
* OUTPUT MASK, IRQ OIS.1>.BLED, X, X, X, l6BIT COUNT, IN 
l\ STAA PTM2CS CONFIGURE TIMER #2 
A LDAl\ t.%101l0010 SINGLE SHOT MODE 
* OUTPUT ENABLED, IRQ DISABLED, X, X, X, 16BIT COUNT, 
A STl\A PTM1CX CONFIGURE TIMER #1 
A LDX i$003C MIN. PULSE 1A/IDTH - 60 US 
A STX PTM1LC INITIl\LIZE COUNTER VALUE 
A LD1-\A #$02 SETUP TO WRITE TO CR #3 
A-V Page 4 
PAGE 004 
0087000173P 
00875 00174 
00880 IlHn 75P 
130885 00176P 
00890 00177P 
00895 00178P 
00900 00179P 
00905 0QJ180P 
00910 0eJ181P 
00915 00182P 
00920 00183P 
00925 00184 
00930 00185 
00935 001815 
00940 00187P 
00945 0eJ188P 
00950 00189P 
00955 IHH 90P 
00960 00191P 
00965 00192P 
00970 00193 
130975 00194P 
00980 '(HH95P 
00985 013196 
00990 00197 
00995 00198 
01000 00199P 
131005 00200P 
(1)1010 00201P 
0HH5 00202P 
01020 00203P 
01025 00204P 
01030 IH'I205P 
01035 00206 
131040 002137 
01045 00208 
01050 0QJ209P 
01055 00210P 
01060 00211P 
131065 00212P 
01070 00213P 
011375 Ql0214P 
01080 00215 
01(1)85 00216P 
01090 013217 
01095 QJQJ218P 
01100 00219P 
011135 00220 
131110 00221P 
tn115 00222 
01120 00223P 
01125 00224P 
01130 00225P 
01135 00226 
01140 QJ0227P 
01145 00228 
01150 QJ0229P 
01155 QJ0230P 
ACDRIV *** AC DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 
004D B 7 E411 A 
0050 86 08 A 
0052 13D 0473 P 
13055 C5 01 A 
0057 215 QJF 0068 
0059 F6 E411 A 
QJ 0 5C FEE 41 5 A 
005F 135 0'HIE P 
0052 B7 ELt10 A 
0065 7E 0QJE0 P 
* 
* 
STAA PTM2CS 
CHECK FOR POSSIBLE WATCHDOG RESET 
LDAA #$08 PORT B MUX. ADDREqS 
JSR INPUT 
B ITB ltS01 
BNE INIT 1 
LDAf3 PTM 2C S 
LDX PTM3LC 
LDAA EIRQ 
STAA PTMICX 
JMP MODE 
CHECK ~AIN ENABLE BIT 
NORMAL POl'1ER-UP RESET 
SET-UP TO CLE~R IRQ FL:a.G 
RESET IRQ FL~G 
RECONFIGURE TI~ER t3 
ENABLE IRQ 
RE-ENTER EXECUTIVE VIA ~ODE 
* MISC. IN1TIALTZATION 
* 
0058 
005B 
006D 
006F 
0070 
0071 
CE 0000 
C6 80 
6F 0QJ 
A INITI 
A 
LDX 
LDAB 
CLR 
INX 
DECB 
~0 
U28 
0,X 
INITIALIZE POINTER 
SET BYTES TO BE CLE~RED 
CLEAR BYTE :a. ZERO 
08 
5A 
26 FA 006D 
0073 86 00 A 
0075 BD 0498 P 
0078 86 81 A 
007A SD 0433 P 
007D 86 78 A 
007F BD 0438 P 
0082 86 0A A 
0084 97 2C B 
0086 13D 04C4 P 
0089 86 7F A 
QJ 0813 B D 04:B P 
008E 86 0S A 
0090 97 0·:a. B 
0~92 97 16 f3 
0094 BD 0438 P 
0097 BD 04Fl P 
009.:a. C 6 0C A 
009C SD 043D P 
009F BD 0376 P 
00A2 BD 04D.:a. P 
001\5 86 10 A 
001\7 BD 0433 P 
00AA BD 0496 P 
00~D F6 E411 A 
00B~ FE E416 :a. 
* 
* 
BNE ZERO 
INITIALIZE A/D 
LDI\A lt$0 
JSR AIN8 
INCRE~ENT POINTER 
DECREASE COUNT 
NEXT LOCATION 
CONVERTER 
* TURN ON PANEL LITES AND WAIT 500MS 
* 
* 
LD.I\.:a. 
JSR 
LDAA 
JSR 
LDAA 
ST1\A 
JSR 
i$81 
DOUTA 
If;S78 
DOUTB 
iHI 
TIME 
DELAY 
CODE TO ENABLE DOA0 
TURN ON "EMERGENCY <3HUTDo\>lN" 
CODE TO ENABLE DOB3-D086 
TURN ON "LOW BAT"," OVERTE~P" ," 
SET DELAY FOR 10 X 50MS 
WAIT 50A~S - SERVICE WATCHDOG 
* PRESET DIGITAL OUTPUTS 
* 
* 
* 
* 
* 
* 
* 
LDAA 
JSR 
LD1\A 
STI\A 
STAA 
,JSR 
f$7F 
DOUTA 
#$08 
DOB 
STR 
DOUTB 
ZERO VOLTAGE & 
JSR ZVOLT 
CODE TO D1SA8LE "A" OUTPUTS 
TURN ALL DRIVERS OFF D01\0-DOA6 
CODE FOR STR=Rl & REMAINING "B 
SAVE PRE-SET STATE 
SAVE SINE-TRIANGLE RATIO 
SET DRIVERS DOB0-DOB6 
INITIALIZE ENERGY CONTROL 
RESET CURRENT LIMIT INDICATOR 
LDAB iS0C 
JSR DEVSEL 
RUN SYSTEM SAFETY CHECK 
JSR SAFETY 
RING COMMUTATION CIRCUIT 
JSR RCOM 
LDAA #$1~ 
JSR DOUTA 
SERVICE ~'lATCH DOG 
JSR ',>'[DOG 
ENABLE IRQ 
LD1\B PT~2CS 
LDX PT~3LC 
A-V Page 5 
CO~M SELECT CODE 
DISABLE CO~M' S 
TI~ER 
SET-UP TO CLEAR IRQ FLAG 
RESET IRQ FLAG 
P"-GE 005 "-CDRIV *** "-C DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 
01160 00231P 0083 B6 000E P LD"-.a. EIRQ RECONFIGURE TIMER i1 
01165 00232P 008 fi B7 E4HJ 'A C;T"-,a. PTM1CX ENABLE IRQ 
01170 00233 * ENTER EXECUTIVE ROUTI~E 01175 00234P 00B9 7E eJ08C P JMP EXECA 
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01185 00236 
01190 00217 
01195 00238 
01200 00239 
tn 205 00240 
01210 00241 
01215 00242 
01220 00243P 
01225 00244P 
01230 00245P 
01235 002415P 
01240 00247P 
01245 00248P 
01250 00249 
01255 00250P 
01260 00251P 
01265 00252P 
01270 00253P 
01275 00254P 
01280 00255P 
01285 00256P 
01290 00257P 
01295 00258 
01300 00259 
01305 00260 
01310 00261P 
01315 00262P 
01320 00263P 
01325 00264P 
01330 00265P 
01335 00266P 
01340 00267P 
01345 0~268P 
01350 00269P 
01355 00270P 
01350 00271P 
01355 00272P 
01370 ?J0273P 
01375 00274P 
01380 00275P 
01385 00276P 
01390 00277P 
01395 00278P 
01400 00279P 
01405 00280P 
01410 00281 
01415 00282P 
01420 00283P 
014 25 00284P 
01430 00285P 
01435 00286P 
01440 00287P 
01445 0!1l288P 
01450 00289P 
014 55 00290P 
131460 00291 
01465 00292 
01470 00293 
ACDRIV *** AC DRIVE - ENGINEERtNG PROTOTYPE - VERSION 1.0 
** 
** EXECUTIVE ROUTINE 
** 
* 
* EXECUTIVE "A" ROUTINE - CONTROLLER STA?\fDf3 Y STl'.,T 
* VOLTAGE CONTROL DISABLED (MODEF=0) 
* 00BC 
00BF 
00C2 
00C5 
00C8 
00CA 
7F 0024 
7F 0025 
7F 0021\ 
BD 04F 1 
85 26 
BD 0433 
B EXEC1\. CLR 
B CLR 
CLR 
JSR 
LDAA 
,JSR 
13 
P 
ll. 
P 
00CD BD 0376 P 
o (-IT) (-I 86 0 3 ,a. 
0002 97 2C B 
0004 BD 04C4 P 
0007 86 10 1\ 
0009 13D 0433 P 
00DC 96 06 B 
00DE 27 ED 00CD 
* WAIT 15(;1 
EXECA1 JSR 
LDl'.,A 
* 
STll..a. 
JSR 
LDAA 
JSR 
LD.ll.A 
BEQ 
"'10DEF 
IDTRF 
ICOUNT 
ZVOLT 
ltS2e; 
DOUTA 
MS THEN 
SAFETY 
~s(n 
TIME 
DELAY 
#$10 
DOUTA 
FREQ 
EXECA1 
FLAG ST1\NDBY MODE 
RESET tNVERTER DIRECTIQN ~LAG 
RESET INTERRUPT CO~TER 
SET VOLTAGE CONTROLS TO Fon.MI 
FWD,REV,MAINS - SELECT CODE 
DISABLE MAINS, FWD, REV 
DISABLE COMM'S - ~'lAIT TF DATl'., N 
RUN S.\FETY CHECK 
SET DELAY FOR 3 X 50MS 
COMM - SELECT CODE 
DISABLE COMM'S 
CHECK TIMER READING 
D7\TA NOT VALID ''lAIT 
* EXECUTIVE - MODE SELECTION SEQUENCE 
00E0 
00E2 
00E4 
00E6 
00E8 
0(?1EA 
00EC 
00EE 
00F0 
00F2 
00F4 
00F6 
00FR 
00FA 
(?IOFC 
0eJFE 
13101 
0103 
0105 
0108 
010A 
010C 
010E 
0111 
0113 
0115 
0117 
011A 
011D 
* 96 03 B MODE 
27 06 00EA 
D5 04 B 
C1 05 A 
24 01'1. 00F4 
96 0B B MODEl 
81 C3 A 
22 CC 00BC 
D6 24 B 
27 C8 00BC 
96 08 B ..,ODE2 
85 10 .1\ 
26 20 0111'1. 
85 08 A 
27 07 0105 
7D 0025 FI 
2E 17 011A 
20 05 010\ 
7D 0025 B MODE3 
2B 10 01IA 
LDAA 
BEQ 
LDl\B 
C"'1PB 
BCC 
LDAA 
CMPA 
BHI 
LDl'.,B 
SEQ 
LDA.a. 
BITA 
BNE 
BIT1\ 
BEQ 
TST 
SLIPD 
MODEl 
SLtPM 
#$05 
MODE2 
PER 
lt$C3 
EXECA 
MODEF 
EXEC1\ 
1)tA 
JS10 
MODE4 
tS08 
MODE3 
tDtRF 
BGT MODE4 
BRA ..,ODE3A 
TST IDTRF 
BMI MODE4 
* VERIFY TACHOMETER 
9~ 2A B MODE3A LDA1\ ICOUNT 
26 05 0113 RNE MODE3B 
7C 0021'1. B INC ICOUNT 
20 01'1. 011D BRA MODE5 
81 04 A MODE3B C"'1PA '$4 
25 06 011D BCS MODES 
7E 00BC P JMP EXECA 
7F 0021'1. g MODE4 CLR ICOUNT 
01 MODES NOP 
* 
READ DIRECTION OF TORQUE REQUE 
TORQUE REQUEST NEGATIVE 
READ MAGNITUDE VALUE 
DOUBLE CHECK FOR VALID REQUEST 
VALID REQUEST 
READ INVERTER PERIOD 
TEST FOR 2.5 H7. 
< 2.5 HZ; RETURN TO STANDBY MO 
CHECK PREVIOUS MODE 
IF STANBY MODE; STAY THERE 
READ DIGITAL INPUT "A" PORT 
CHECK FMIN BIT 
CIRCUIT ACTIVE ; FMOT < FMIN 
CHECK TACH 13 IT 
MOTOR - "REV" 
TEST INVERTER DIRECTION 
INV - "FWD" ; MOTon - "FWD" 
STl'., NDBY .., ODE 
TEST INVERTER DIRECTION 
INV - "REV" ; MOTOR -""REV" 
SIGN.:a.L REFORE ENTERING STANDBY "'1 
CHECK COUNTER FOR PREVIOUS ENT 
PREVIOUS ENTRY 
PRESET COUNTER TO 1 
RE-ENTER CONTROL MODE 
\'1AIT FOR TWO (4/2) INTERRUPTS 
RE-ENTER CONTROL MODE 
ENTER STANDBY MODE 
RESET COUNTER 
ENTER CONTROL MODE 
* EXECUTIVE "BII ROUTINE - VOLTAGE CONTROL ENABLED 
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~1475 00294P 011E 96 24 B EXEC8 LDI\I\ "'10DEF CHECK PREVIOUS OPER2\TING "'10DE 
01480 Ql0295P 13120 2fi QJ13 012D BNE EXEC81 ~LREI\DY SET UP FOR CONTROL "'10D 
01485 00295P 0122 BD (34D~ P ,JSR RCOM ENABLE & RtNG CO..,MS 
01490 00297P 0125 HI) A0 1\ LDA,2\ H.1\0 MAIN ENl\BLE CODE 
01495 00293P 0127 BD 0433 P ,JSR DOUTA ENABLE "'1AtNS 
01500 00299P 012:a.. BD 0568 P ,JSR IROT SET INVERTEQ DIRECTION & ENABL 
015135 013 .100P 012D 7F 002fi B EXEC81 CLR SLIPF RESET SLtP FUI,.G 
015113 00301P 01313 C6 01 :a.. LDAB ~$01 
01515 CHB02P 0132 95 08 B LD~A DtA READ CONSOLE POSITION 
01520 0?J3Ql3P 0134 85 10 .2\ BITA *$10 CHECK FMIN BIT 
01525 00304P 0136 26 0.11,. 0142 BNE EXECB2 CIRCUIT 7\CTlVE ; FMOT < Fr.nN 
01530 00305P 0138 8<1 06 A AND7\ #$06 CHECK "REV" BIT 2 ; "FWD" BIT 
01535 00305P 013A 913 25 8 ADDA IDIRF "REV" 04+(-1) OR "FWD" 02+(1 ) 
1315413 0031il7P 013C 81 133 A C...,PA lt$3 ONLY VALID RESULT =3 
01545 00308P Ql13E 27 02 0142 BEQ *+4 INVERTER CONFIGUR:a..TION ~ CONSO 
01550 0Ql309P 131413 D7 26 8 STAB SLIPF NEUTR7\L OR OPPOSITE - SET FOR 
01555 003HJP 0142 D7 24 8 EXEC132 STAB MODEF SET MODE FLAG FOR CONTROL 
01560 0?J.H1P 0144 8D 0496 P JSR I"mOG RESET WATCHDOG TIMER 
01565 00312 * RUN SYSTEM SAFETY CHECK - AND RETURN TO MODE SEL 
01570 QlQl313P 0147 BD 0376 P JSR SAFETY 
01575 00314P Pl111A 7E 00E0 P JMP MODE 
01585 130316 ** 
01590 00.H 7 ** EMERGENCY SHUTD01.oJ~ 
01595 00318 ** 
01600 00319P Ql14D 86 81 A ESHUTD LD2\A ~$~1 "E"'1ERGENCY SHUTD(')IoJN" LED CODE 
eJlI)O 5 0032QlP 014F 13D 13433 P .JSR DOUTA TURN LED ON 
1316113 QHB21 ** 
01615 0:;'322 ** NORMAL SHUTDOI~N - DISABLE IRQ 
tn 6213 013323 ** 
01625 0~~24P 0152 86 000D P SHUTD LDAA DIRQ RECONFIGURE TIMER i3 
01630 00325P 0155 B7 E410 "- STAll,. PTM1CX DIS1\BLE IRO 
01635 00326P 0158 96 0A B LDAA DOB 
01640 00327P tlJl5!>. BD 0438 P JSR DOUT8 OUTPUT TO REQUIRED LED'S 
01645 00328P 015D 86 20 ,~ LD.AA tS21il MAIN'S SELECT CODE 
01650 00329P 015F BD 0431 P .JSR DOUTA DISABLE ~AINS 
01655 00330P 0162 8D 04DA P JSR RCOM FORCE COMMUTATE ~AINS DEVtCES 
01660 eJ0331P 0165 86 10 A LDl\A "S10 COMM'S SELECT CODE 
01655 00332P 0167 BD 0433 P JSR DOUT7\ DISABLE COMM' S 
01670 00333P 13161\ BD 04F1 P JSR ZVOLT ZERO VOLTAGE CONTROLS 
131675 091334P 016D 13D 0496 P SHUTDl .JSR ~oJDOG SERVICE ~'lATCHDOG TI"'1ER 
01680 00335P 0170 20 FB 0160 BR2\ SHUTD1 LOOP FOREVER 
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01690 00337 
01695 00338 
01700 00339 
01705 00340P 
01710 00341P 
!n 715 00342P 
01720 00343P 
01725003t1.4P 
01730 00345P 
01735 00145P 
017413 00347P 
01745 00348P 
01750 091349P 
01755 00350P 
01760 00351P 
0175500352P 
(lJ177000353P 
01775 00.354P 
01780 00355P 
01785 00356 
01790 00357P 
01795 00358P 
01800 00359P 
01805 00350P 
01810 00361P 
01815 00362P 
01820 00353P 
01825 00364P 
0183~ 00355P 
01835 00366P 
tH840 00367P 
01845 00368 
01850 00369P 
01855 00370P 
01850 00371P 
~1S65 00372 
01870 00373P 
01875 00374P 
01880 00375P 
01885 (H'1375P 
01890 00377P 
01895 00378P 
01900 00379P 
01905 00380 
01910 00381P 
01915 00382P 
01920 00383P 
01925 00384P 
01930 (~0385P 
01935 0038!)P 
01945 00388 
01950 00389 
01955 00390 
01960 00391 
019115 00392 
019713 00393 
01975 00394 
ACDRIV *** AC DRIVE - .ENGINEERING PRO~O~YPE - VERSION 1.0 
** 
** INTERRUPT SERVICE ROUTINE 
** 
0172 
0175 
0178 
017B 
017E 
0180 
0183 
0185 
0188 
018A 
IHSC 
01BF 
0191 
0193 
B6 000D 
B7 E410 
FE E411 
FE E416 
DF 015 
PINT 
A 
LDl\A DIRQ 
STA.1\ PTMICX 
DISABLE IRQ CODE 
DISABLE IRQ 
01911 
0198 
78 
86 
BD 
D7 
81i 
BD 
D7 
81i 
BD 
002l\ 
05 
049B 
02 
en 
049B 
04 
0A 
0473 
C4 0l 
D7 03 
A 
A 
B 
B 
:a. 
P 
B 
71.,. 
P 
B 
A 
P 
A 
B 
LDX PTM2CS 
LDX PTM3LC 
STX FREQ 
.ASL TCOUNT 
LD.1\A ~VHZ. 
,JSR A INS 
S~AB VT..J7. 
LDl\l\ 4SLIPM. 
,JSR A INR 
ST7I.,.B SLIPM 
LD.1\.l\ !, ~ 0A 
.JSR INPU~ 
.l\NDB ~S~1 
STl\B SLIPD 
* CALCUL:a.TE CYCLE 
READ STATUS 
RE.1\D TIMER AND CLEl\R IRQ FLAG 
SA VE R,l\IA! VA LUE 
ADVl\~CE I~~ERRUPT COUM~ER (IX2 
V/HZ ~UX ADDRESS 
READ LI~E Tn LINE VOL~/H~ SIG~ 
SA VE RAI"r VA LUE 
SLIP MAGNT~UDE MUX.l\DDRESS 
READ ACCELERATOR/BRAKE POSITIO 
S:a.VE R,a,T"r V:a.LUE 
DIGITAL INPUT SELECT CODE 
READ SLIP DIRECTION 
MASK OFF SLIP DIRECTION BIT 
8,1\ VE R2\W VA LUE 
019A 
019C 
019E 
01Al 
(lJ1A3 
01A5 
96 06 
D6 07 
06D1 
0C 
0D 
BD 
97 
D7 
~ INT1 LDAA FREQ 
LDAS FREQ+l 
JSR COM16 
STAA PER+1 
STl\B PER+2 
B 
P 
~ 
B 
PERIOD FRO~ TIMER Rl\lA1 Dl\TA 
RAI,IT 8\1 SB 
R.1\W RViB 
FORM 16BI~ 2'S COMPLEMEN~ 
SAVE PERIOD RMSR 
S.1\VE PERIOD 8LSB 
01.1\ 7 
eJl.1\8 
01AA 
01.1\C 
01l\E 
2,l\ 01 01.1\8 
4C 
25 0A 
97 elB 
81 FF 
27 04 
01B4 
B 
A 
01B 4 
BPL *+3 
INCl\ ROUND 8MSB 
BCS INT1A OVERFLO\.,r 
STAll, PER SAVE ROUNDED 8MSB 
CMPA ~$FF INV:a.LID DATl\ (FREQ <= 2H7.) 
BEQ INT1l\ RETURN 
* CHECK EXECUTIVE OPERATING MODE 
01B0 91i 24 B LD7I.,.A MODEF RE.1\D MODE 
0182 26 03 01B7 BNE *+5 CONTROL MODE 
01B4 7E 0368 P INTl2\ J~P INTE ST2\NDBY ~()DE 
* DETERMIN! SINE TRIl\NGLE RATIO AND UPDATE 
BD 05FF P 01B7 
(!JIB,a, Df) 
01BC 27 
01BE 915 
01C0 84 
o 1C 2 92\ 
01C4 BD 
17 
0q 
0A 
70 
B 
01C7 
B 
A 
16 
043.9 
* 
01C7 BD 0585 P INT2 
01CA 91i 0E B 
01CC 91 04 B 
01CE 25 02 01D2 
01D0 91i 04 B 
01D2 97 0F B 
* 
* 
* 
* 
* 
* 
* 
JSR SI~~R LOOKUP RA~IO V.\LU! 
LDAB STRF CHECK RATIO CH7I.,.~GE FLl\G 
BEQ I~~2 NO CHA~GE-CONTI~UE 
LDAA DOB READ CURRENT ST.1\TUS OF "8" POR 
A~DA .$70 RE~l\IN DOB4-DO~e:; 
ORl\A STR INSERT NET., RATIO VALUE 
JSR DOUTB UPDATE PORT WITH NE~ RATIO Vl\L 
UPDl\~E SLIP MAXIMUN 
REl\D SLIP M.l\X. Vl\LUE 
IJSR 
LDA.a, 
CMP.1\ 
BCS 
LD2\A 
STA1\ 
S~AX 
SMAXV 
SLtPM 
*+4 
SLTPM 
CSLIPV 
COI.,PI\RE REQ1JESTED VZl.LUE TO LIM 
USE MAX. Vl\LUE 
USE REOUESTED V:a.LUE 
SAVE IN CONTROL V7I.,.LUE 
ERROR CALCULATIONS 
ALL CALCULATIONS 8BIT M.1\GNITUDE 
SIGN INFORMATION IN CORRESPONDING UPPER BYT 
ERROR = VH7.M - VH7. + K~OT (FSLIP/FINV) 
OR ERROR = VH?M - VH? - KREG (FSLIP/FINV) 
DEPENDING UPON SIG~ OF TORQUE REQUSST (SLIP 
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QJ198QJ 
QJ1985 
0199QJ 
01995 
02QJ0QJ 
"2"05 
0201" 
02015 
"2020 
"2025 
0211J30 
02035 
0204Ql 
02045 
0205Ql 
02055 
0206Ql 
02"65 
02070 
02075 
02"80 Ql2085 
02139" 
"2Ql95 
132100 
02105 
02110 
"2115 
0212Ql 
lHB95 
00396 
00397 
fiHB98 
0(B99P 01D4 
QJ0400P Ql106 
Ql04Q11P QllD9 
QI 04 02P In DC 
004Q13P 01DE 
0Q14Q14P 01DF 
0Q1405P 01El 
QlQl406P QJ1E4 
00407P QJIE7 
0QJ4Q18P QJIE8 
004QJ9P QJIEA 
0Q14IQJP QJIEC 
Ql0411P "lEE 
00412 
95 02 B 
F6 0005 P 
RD ~687 P 
2A 01 01DF 
4C 
97 
7F 
F6 
4F 
34 
0033 
!H'l04 
D0 34 
92 33 
D7 13 
97 12 
B 
B 
P 
B 
B 
B 
B 
QlQJ413P fillFfil 96 0B B 
00414P QllF2 81 14 1\ 
Ql0415P QJIF4 24 02 01F8 
Ql0416P QllF6 86 14 A 
B 0Q1417P 01F8 D6 QlF 
00418P fillFA BD 0687 P 
00419P fillFD 2A 01 0200 
00420P QJ1FF 4C 
0Ql421P Ql2fil0 F6 Ql009 P 
00422p·Ql2fil3 BD 05A6 P 
02 020B 
FF A 
03 B 
05 0214 
0006 P 
03 0217 
* 
* 
* 
FINV L P>1ITED TO 25HZ Mz\X"(MUM FOR C.7\LCULATTO 
RESULT: ERR =SIGN BIT ; ERR+l = ~AGN,,(TUOE 
* DETERMINE 
CTRL LDI\A 
LD1\B 
,1SR 
BPL 
INCA 
STI\A 
CLR 
LDAB 
CLRA 
SUBB 
SBCA 
STAB 
STAA 
* 
DETERMINE 
LDAA 
CMPA 
BCC 
LDAl\ 
LDAB 
JSR 
BPL 
INCl\ 
LDI\B 
JSR 
TSTA 
BEQ 
LDAB 
LDA.Z\ 
SEQ 
LDAA 
BRA 
NO LOAD 
VHZ 
KVH?: 
MP8 
*+3 
CTEMP+l 
CTEMP 
VHZM 
CTEMP+l 
CTEMP 
ERRA+l 
ERRA 
ERROR TER'" "A" 
READ PRESENT V/H?: 
SCALE FACTOR 
SCALE V/HZ (8MSB 
ROUND 8MSB 
S IGl>l II, L 
_"A" REG) 
SAVE MAGl>lITUDE ( VHZ * KVHZ 1 
SET POSITIVE SIGl>l 
READ V/HZ MACHINE CONSTI\NT 
SET POSITIVE SIGl>l 
VHZM - ( VHZ * K~d'l l 
SAVE MAGNITUDE OF ERROR TERM " 
SAVE SIGl>l ERROR TERM "A" 
LOAD DEPENDENT ERROR TERM "B" 
PER 
ffS14 
*+4 
#$14 
CSLIPV 
MP8 
*+3 
KFREQ 
SCALE 
CHECK FOR 25HZ 
IF FREQ < 25HZ , CONTINUE 
SET FREQ TO 25HZ MAX. 
CONTROL SL,,(P VI\LUE 
CSL"(PV*PER 
ROUND RMSB 
SCALE ~O FREQ. RATIO ~EIGHT"(l>lG 
SCI\LE : CSLIPV*PER* KFREQ = FS 
TEST FOR ..,AGNITUDE OVERFLO~'l 
l>lO OVER1<'Lm'l - CONTINUE 
SET MAX VI\LUE 
TORQUE REQUEST NEr,~TIVE 
MOTORING GAIN CONSTz\l>l~ 
CONTINUE 
02125 
Ql2130 
02135 
02140 
132145 
021513 
02155 
Ql216QJ 
QJ2165 
02170 
02175 
02180 
02185 
1321913 
02195 
02200 
02205 
02210 
02215 
02220 
02225 
02230 
02235 
02240 
Ql0423P fil206 4D 
00424P 0207 27 
0Ql425P 0209 C6 
00426P 020B 95 
QJ0427P el20D 27 
ri.J0428P 020F B6 
00429P 0212 20 
00430P 0214 86 
00431P 0217 BD 
00432P 021A 2A 
00433P 021C 4C 
0007 P CTRLl 
0587 P 
LDAA 
.1SR 
RPL 
INCA 
TAB 
CLR.I\ 
CMPB 
BCS 
LDI\R 
*+4 
ffSFF 
SLIPD 
CTRL1 
KMOT 
*+5 
KREG 
MP8 
*+3 
REGENERATION GAIN CONSTANT 
ERRB = (FSLIP/FINV)*KMOT OR ~R 
00434P 021D 16 
00435P 021E 4F 
0fil436P 021F C1 
00437P 0221 25 
0043BP 0223 C6 
00439P 0225 7D 
(H'l440P Ql228 26 
00441P 022A BD 
01 021D 
80 A 
02 0225 
70 A 
000~ 8 
03 022D 
06D1 P 
CTRLIA TST 
BNE 
JSR 
* CALCULI\TE 
#$80 
CTRLlr>. 
~$7()J 
SLIPD 
CTRL2 
B-REG. 
SIGN 
R()UND 8MSB 
MAGNITUDE IN 
SE~ POSITIVE 
(KVH'l-VH'lM) 
OK, CONTINUE 
(KVH7.-VHZM-16) 
(.860 -.3~0) V/H~ 
SET MAX V1\LUE l"l 
CO~16 FOR~ 168IT 2'S CO~PLE~ENT 
TOTAL ERROR TERM: (ERRl\+ERRB) =ERR 00442 
00443P 022D 
!H',444P Ql22F 
00445P 0231 
00446P 0234 
00447P 0235 
DB 13 
99 12 
BD QJe)6F 
97 14 
07 15 
B CTRL2 I\DDB ERRA+l 
02250 00449 
02255 00450 
02260 00451 
02265 00452 
13 
P 
13 
8 
* 
* 
* 
* 
AOCa. 
JSR 
STAA 
STa.B 
ERR A 
TRUNC 
ERR 
ERR+l 
r>.DD r>. & 8 ERROR TER~S 
TRUNC1\TE l~13ITS T0 8AITS + SIG 
SAVE SIGN 
SAVE TOTAL 88T~ ERQOR ( A13S0LU 
OVERCURRENT CORRECTION SEQUENCE 
PROCEDURE FOR UPDATED OF MODULATION INDEX 
WHEl>l ASYNCHRONOUS OVERCURRENT H,\S BEEN l\CTIV.z\T 
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02270 00453 
02275 00454P 
02280 00455P 
02285 0eJ456P 
02290 00457P 
02295 00458P 
02300 00459P 
02305 00460P 
023Hl CHl461P 
02315 00462P 
02320 00463P 
02325 eJ0464P 
02315 
02340 
02345 
02350 
02355 
02360 
02365 
02370 
02375 
02380 
02385 
02390 
02395 
02400 
02405 
02410 
02415 
02420 
02425 
02430 
02435 
02440 
02445 
02450 
02455 
02460 
02465 
02470 
02475 
02485 
02490 
02495 
02500 
02505 
02510 
02515 
02520 
02525 
02530 
02535 
02540 
02545 
00456 
00457 
0eJ468 
00469 
00470 
eJQl471 
00472 
00473 
00474P 
00475P 
eJeJ476P 
QJ0477P 
00478P 
00479P 
00480P 
00481P 
00482P 
00483P 
00484P 
00485P 
QJ0486P 
00487P 
00488P 
QJQl489P 
00490P 
00491P 
0Ql492P 
00493P 
00494P 
00496 
00497 
00498 
00499 
0050QJP 
00501P 
Ql0502P 
00503P 
00504P 
00505P 
00506P 
00507P 
Ql0508P 
02555 130510 
* 
0238 85 0A A INTV 
023A BD 0473 P 
0230 C5 80 .'b.. 
023F 27 10 0251 
0241 C6 0C A 
0243 BD 043D P 
0246 86 01 A 
0248 97 22 13 
0242\ Be; FF A 
024C 97 23 B 
024E 7E 0344 P 
* 
* 
* 
* 
* 
* 
* 
* 
BD 0621 
CIS 64 
D7 2E 
De; 15 
BD 0687 
44 
P TNTVI 
56 
97 10 
D7 11 
BD 06D8 
17 
'b.. 
B 
B 
P 
B 
B 
P 
CE 0744 P 
BD 0637 P 
17 
D6 14 B 
D7 18 B 
2A 06 !1I27A 
40 
26 03 027A 
7F 0018 B 
LDAA 
JSR 
BITB 
BEQ 
LDAB 
JSR 
LD'b..A 
ST:a.,A 
LD'b...'b.. 
STAA 
.JMP 
~$eJ,a. 
INPUT 
fI:$80 
INTVI 
#$QJC 
DEVSEL 
#$01 
VLOOP 
1/:$FF 
VSIG~F 
tNTV2 
CONTROL SEQUE~CE 
DEVICE SELECT CODE 
TEST OVERCURRENT I~PUT 
NOT I~ CURRENT LIMIT - CONTINU 
CURRENT LI~IT DEVICE SELECT CO 
RESET CURRENT LIMIT INDICATOR 
CORRECTION MAGNITUDE 
SET MODUL~TION INDEX UPD~TE 
SET SIG~ FOR DECREASE 
SKIP NOR~AL CORRECTION SEQUENC 
INTERGRAL TER~ CALCULATION : ERR * GAIN/200 
TABLE LOOK-UP USED TO DETER~INE ~ODULATTO~ l~ 
CORRECTION FACTOR 
RESULT: INCI = SIGN OF CORRECTIO~ 
INCI+l = M:a.GNITUDE OF CORRECTION (IN 
Gl\IN 
ttl 00 
DIVW 
ERR+l 
"'P8 
KG~I~ 
KG:a.IN+l 
DIV 
#TBLCOR 
FUNC 
ERR 
INCI 
I~TVIA 
DETERMINE CORRECT GAIN A-REG. 
SET DIVISOR FOR 100 
(ERR+l ) *GA IN 
PREDIVIDE BY 2; (ERR+l)*GAIN/2 
SAVE FOR PROPORTIONAL CALCUL:a.T 
(ERR+l) *GA IN/200 
1ST TABLE LOCATION 
CORRECTION LOOK-UP 
SAVE CORRECTIO~ IN A-REG. 
SAVE CORRECTION SIGN 
FOR~ 2'S COMPLEMENT 
OK, CONTINUE 
0251 
0254 
0256 
0258 
025A 
025D 
025E 
025F 
0261 
0263 
0266 
0267 
0~6\ 
0260 
026E 
0270 
0272 
0274 
0275 
0277 
027:a. 97 19 B INTVIA 
.JSR 
LDAB 
STI\B 
LDI\B 
JSR 
LSRA 
RORB 
ST:a.A 
STAB 
,1SR 
TBA 
LDX 
JSR 
TBA 
LDAB 
STAB 
BPL 
NEGI\ 
BNE 
CLR 
STAA 
INTVIA 
INCI 
INCI+1 
CORRECTION FACTOR=0, ZERO SIGN 
SAVE CORRECTION F:a.CTOR 
027C 
027E 
0280 
0282 
0284 
0286 
0288 
0289 
028A 
96 36 
81 CD 
23 06 
D6 37 
Cl 0QJ 
22 QJ5 
SF 
B 
1\ 
0288 
B 
'b.. 
028D 
4F 
7E QJ2E4 P 
* 
* 
* 
'lit 
CTLPI 
* 
CHECK FOR VOLTAGE CONTROL SATURATION 
IF SATURATED ZERO PROPORTIO~AL TER~ 
LDAA 
CMPA 
BLS 
LDl\B 
CMPB 
BHI 
CLRB 
CLRA 
JMP 
CSINE 
t$0D 
CTLP1 
CTRIA 
#$00 
CTLP2 
CTLP8 
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SINE AMPLITUDE 
CHECK FOR ~INIMUN LIMIT 
AT LIMIT 
TRIANGLE AMPLITUDE 
CHECK FOR MAX. LIMIT 
OK, CONTINUE 
ZERO PROPORTIONAL TERM 
SKIP PROPORTIONAL CONTROL 
P.\GE 9111 
1325'10 ~eJ511 
02555 00512 
02570 013513 
132575 1391514 
0.12580 013515 
1325Cl5 00.1516 
1325913 130517 
02595 00518 
0261391 1313519 
0~6eJ5 00520P 
1321510 00521P 
02615 00522P 
~262eJ tH'l523P 
02525 0Q1524P 
02fi30 Q10525P 
02635 00526P 
132640.1 013527P 
02645 eJ13528P 
~26513 13QJ529P 
912655 0Ql53eJP 
132650 00531P 
0.12665 013532P 
026713 130533P 
02675 0Q1534P 
1326813 91Ql535P 
132685 (0531)P 
1326991 013537P 
02695 13eJ538P 
0271313 00539P 
02705 Q1054QJP 
027113 0eJ541P 
02715 00542P 
0272e! e!e!543P 
132725 eJ0544P 
027313 Q10545P 
132735 013546P 
027413 00547P 
02745 (!J0548P 
02750 00549P 
02755 0055QlP 
1327613 00551P 
~2765 Ql13552P 
132770 Q1Q1553P 
02775 0~554P 
027813 130555P 
132785 0Ql556P 
02790 00557P 
132795 00558P 
028013 Q1Q1559P 
02805 0056~P 
1328113 Ql13551P 
02815 Q1Q15f52P 
132820 eJ135!!)3P 
132825 00554P 
028313 1313565P 
132835 QlQl5S6P 
1328413 0Ql557P 
02845 0Ql558P 
.b.CDRIV *** AC DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 
* 
* 
* 
* 
* 
* 
* 
* 
* 
CONTROL SEQUENCE 
Ql28D 
Ql28F 
85 137 
97 2E 
5F 
A CTLP2 
13 
13291 
91292 
0.1294 
91295 
0296 
13298 
Ql29A 
029C 
eJ29E 
1327\1' 
13 2.b. 3 
9S 10 
47 
B 
56 
97 33 13 
34 B 
10 B 
11 B 
131314 13 
133 02.b.6 
051)1 P 
13 2.b. 6 
!)7 
96 
06 
70 
2A 
BD 
D0 
92 
2B 
C13 
82 
213 
20 
CB 
89 
28 
t1F 
SF 
34 B CTLP2A 
02l>.8 
0211.11. 
02AC 
Ql2AE 
Q12BQI 
02B2 
33 8 
138 02134 
013 r.. 
00 A 
0R !J213.b. 
(118 02BC 
Q12B 4 00 .1\ CTLP3 
132136 
02B8 
02BA 
02BB 
02BC 
02BF 
02C 1 
132C3 
Ql2C 5 
eJ2C7 
02C.b. 
132CC 
eJ2CD 
eJ2D0 
eJ2D2 
BD 
DB 
99 
28 
26 
F1 
23 
4F 
FI) 
213 
81 
(11(11 J\ 
0.12 (nBC 
eJf.JB 7 P 
In B 
lC B 
(1) 13202 
~5 02CC 
{H'l0B P 
14 QJ2E0 
013Q1B P 
0E 02E0 
FF A 
05 02DB 
00QJC P 
05 02E0 
FF A 
(II (II QJC P 
CTLpb 
CTLP5 
CTLPfi 
CTLP6.b. 
Ql2D4 26 
02D6 F1 
Ql2D9 22 
Ql2DB 86 
02DD F6 
Ql2EQl D0 ID 
Q12E2 92 1C 
Ql2E4 D7 IB 
Ql2E6 97 111. 
Q12E8 DB 1D 
Ql2EA 99 lC 
Ql2EC D7 ID 
Ql2EE 97 lC 
B CTLP7 
13 
B 
B 
13 
B 
B 
13 
CTLP8 
PROPORTIONAL TER~ C.b.LCULATIONS 
X = ERR * G.b.IN - INCPO 
INCP = TRUNCATION (Xl 
INCP0 = INCPO + INCP 
RESULT: INCP = SIGN OF CORRECTION OF MODUL.b.T 
INCP+l = ~AGNITUDE OF CORRECTION (IN 
TOT.a.L SU..., Sa.VED AT INCPO I< INCPO+l 
LDAA 
STAA 
CLRB 
LDAA 
ASRA 
RORB 
STl\A 
ST.b.B 
LD1\A 
LDAB 
TST 
BPL 
JSR 
SUBB 
SBCA 
8..,1 
SUBB 
SBCr.. 
BMI 
BR.b. 
ADDB 
1\ DC A 
BMI 
CLRA 
CLR13 
JSR 
ADOB 
AOCA 
B...,I 
BNE 
CMPB 
BLS 
CLRA 
LDAB 
BR.b. 
CMPA 
BNE 
CMPB 
BHI 
LDAA 
LDAB 
SUBB 
SBCA 
STAB 
STAA 
ADnB 
ADCA 
STAB 
STAA 
~$7 
01 V1:-J 
INCPO+l 
CTEMP 
CTEMP+l 
KGAIN 
KGAIN+l 
ERR 
CTLP2.a. 
COM11) 
CTEMP+l 
CTEMP 
CTLP3 
#~QJ0 
'13 
CTLP4 
CTLP4+2 
lt~'il'il 
fr0 
*+4 
QnIV 
INCPO+l 
INCPO 
CTLP6 
CTLP5 
IPO~AX 
CTLP7 
IPOMAX 
CTLP7 
itSFF 
CTLP6r.. 
I PO.., IN 
CTLP7 
jt$FF 
IPOMIN 
INCPO+l 
INCPO 
INCP+l 
INCP 
INCPO+l 
INCPO 
INCPO+1 
INCPO 
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2 A 7 
PRESET DIVISOR FOR 128 
7.ERO 8LS13 
INCPO*256 
MAINT1\IN SIGN 
SCALE TO KGAIN .b.CCURACY 
Sl\VE SC.b.LED INCPO 
RETRIVE MULTIPLIED ERROR 
POSITIVE CORRECTION 
FOR..., 1~BIT 2'8 CO...,PLEMENT 
COMP.b.RE TO SCALED SUM,TER'" 
INCPO ) GAIN * (ERR+l) 
DEAD Bl>.ND l\D.JUSTMENT 
INC P < " 
INCP ) 0, CONTINUE 
DEAD BAND l\DJUSTMENT 
INCP < 13 
ZERO I"lCP 
7, ERO INC P+ 1 
DIVTDE BY 12~ (TRUNCATE) DTVIS 
INCP + INCPO 
INCP + 1NCPO < QJ 
INCP + INCPO ff QJ 
CHECK FOR ...,AX. LIMIT 
INCP + INCPO <= IPOMAX 
SET MAX. LIMIT 
CONTINUE 
8BIT OVERFLOW 
CHECK FOR MIN. LI~IT 
OK, CONTINUE 
SET MINIMUN 
DETER~INE DIFFERENCE FRO~ LIMI 
S.b.VE 
PROPORTIONl>.L INCREMENT 
CALCULATE 
PROPORTIONAL SU~ 
S.b.VE PROPORTIONAL SUM 
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132855 
02860 
02865 
132870 
02875 
02880 
02885 
02890 
02895 
132900 
132905 
32910 
~2915 
n92Q! 
n925 
~2930 
~2935 
n94Q! 
~2945 
;'j295Q! 
~2955 
'29~0 
'2965 
'29713 
12975 
, 2980 
12985 
12990 
12995 
13Q1QJ0 
130135 
130H) 
131315 
13020 
13025 
130313 
13035 
131340 
'3045 
i3Q15(1) 
i3055 
30513 
3055 
30713 
31375 
3085 
30913 
31395 
31130 
3105 
31113 
3115 
31213 
3125 
31313 
3135 
3140 
13135713 
00571 
1313572 
013573 
013574 
00575 
1305711 
IH'.I577 
00578 
1313579 
130580 
Q10581P 
00582P 
0QJ583P 
00584P 
00585P 
0058'5P 
00587P 
QJ0588P 
~0589P 
0059QJP 
00591P 
00592P 
Q!0593P 
00594P 
00595P 
Q!0596P 
00597P 
0QJ59RP 
QJ0599P 
IHI500P 
00601P 
006QJ2P 
(Hl) 513 3P 
Q!06Q!4P 
0Q!605P 
lHI613 6P 
00607P 
Q106Q!8P 
0Q!5Q!9P 
Ql0610P 
QJ0611P 
00612P 
QJQl613P 
QJQl614P 
013616 
00617 
013618 
130619 
013520 
013621 
Ql0622P 
Ql0623P 
QJ0624P 
0Q1525P 
QJ0526P 
00627P 
ACDRIV *** AC DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 
02F0 
02F2 
Q12F4 
02F6 
Q12F9 
Q12FB 
02FE 
03131 
133133 
0306 
03138 
03Q!A 
QJ3QJC 
030E 
03113 
0313 
0315 
13316 
0318 
0319 
031B 
(BID 
Q131F 
0321 
0323 
0325 
0327 
0329 
032B 
032D 
032F 
0330 
0331 
0333 
96 
81 
23 
B6 
D6 
BD 
70 
21\ 
BD 
DB 
9q 
D7 
97 
2A 
BD 
C6 
40 
26 
SF 
0B B 
26 A 
39 QJ32F 
0008 P 
15 B 
0687 P 
0014 B 
03 Q130e) 
13601 P 
21 B 
20 '8 
21 B 
213 B 
08 0318 
0601 P 
FF A 
01 0319 
D7 IE 
97 IF 
D6 21 
96 213 
C0 Q1Q1 
92 IF 
D7 21 
97 20 
D5 IF 
96 IE 
20 136 
5F 
B 
B 
B 
B 
A 
B 
B 
B 
B 
'8 
0335 
4F 
D7 21 
97 20 
B 
B 
* 
* 
* 
* 
* 
* 
* 
* 
* 
* 
* 
CTLS 
CTLSI 
* 
* 
* 
* 
* 
* 0335 DB 1B 
0337 99 1A 
0339 DB 19 
033B 99 1A 
033D BD 066F 
0340 D7 22 
'8 CTLS2 
B 
B 
B 
P 
B 
CONTROL SEQUENCE 
LOW SPEED ( < 13HZ) CORRECTION FACTOR 
INCO = INCO + KLm'l * ERR 
INC = TRUNCATION (INCal 
INCO = INCO - INC 
RESULT: INCO = REMAINDER 
INC = SIGN 
INC+1 = MAGNITUDE (IN COUNTS) 
RE~AINDER FRO~ INCREMENT SAVED AT INCO & INCO 
LDAA 
CMPA 
BLS 
LDAA 
LD.l\B 
.JSR 
TST 
BPL 
JSR 
ADDB 
ADCA 
STAB 
STAA 
BPL 
JSR 
LDAB 
NEGA 
BNE 
CLRB 
STAB 
STAA 
LDAB 
LDA.I\. 
SUBB 
SBCA 
STAB 
STAA 
LDAB 
LDAA 
BRA 
CLRB 
CLRA 
STAB 
STAA 
PER 
t$26 
CTLS1 
KLOW 
ERR+l 
MP8 
ERR 
*+5 
CO~16 
Il\JCO+1 
INCO 
INCO+1 
INca 
CTLS 
CO~15 
tSFF 
CTLS+1 
INC 
INC+l 
INCO+1 
INCO 
ffSQI 
INC+l 
INCO+1 
INCO 
INC+l 
INC 
CTLS2 
INCO+1 
INCO 
CONTROL SEQUENCE 
READ PERIOD 
CHECK FOR 12.85HZ 
FREQ > 12.85 
mUN CONS TA l\JT 
ERROR TER~ 
KLON *ERR 
CHECK ERROR SIGN 
OK, POC;ITIVE 
CORRECT FOR SIGl\J OF ~ULTIPY 
SUNt RE~ATNnERS 
INCO + KLOW * ERR 
S~VE REM,l\INDER SUM 
INCO = INCO + KLOW * ERR 
OK, POC;ITlVE C;UM 
FORM CO~PLE~ENT 
SIGN EXTEND 
TRUNCATE 8LSB .a.ND CONVERT S IGl\J 
CONTINUE, IF SIGN EXTEl\JD VI\.LID 
SIGN EXTEND TO 8MSB 
SAVE INCRE..,El\JT 
INC = TRUNCATION (INCOl 
SUBTRACT (INCREMENT X 255) FRO 
SAVE ADJUSTED REM~INDER 
INCO = INCa - INC 
CLEAR REMAINDER TER~S 
COMBINE ALL CORRECTION TERMS : VLOOP = INCI + 
RESULT: VSIGNF = SIGN OF CORRECTION 
VLOOP = M~GNITUDE OF CORRECTION ( IN 
~DDB 
ADCA 
1\DDB 
ADCA 
,JSR 
STAB 
INCP+l 
INCP 
INC 1+1 
INCI 
TRUNC 
VLOOP 
A-V Page 13 
INC + INCP 
ADD PROPORTIONAL AND INTEGRAL 
INC + INCP + INCI 
TRUNCATE TO 8BITS + SIGN 
SET CORRECTION F~CTOR 
PAGE 013 ACDRIV *** AC DRIVE - ENGINEERING PROTOTYPE - VERRION 1.0 
03145 00628P 0342 97 23 B 
0344 
0347 
0349 
034C 
(1I34F 
70 0022 B 
27 1F 0368 
BD 04FF P 
7A 0022 B 
26 F8 tB49 
INTV2 
INTV3 
STA.A 
TST 
SEQ 
JSR 
DEC 
BNE 
VSIGNF 
VLOOP 
P.JTE 
VCORR 
VLOOP 
INTV3 
SET CORRECTION DIRECTION 
NO, CORRECTION - RETURN 
VOLT.A.GE CORRECTION SUBROUTINE 
DECREMENT LOOP CO'~TER 
REPEI\T UNTIL ZERO 
03155 
03160 
03165 
03170 
03175 
133180 
03185 
03190 
03195 
03200 
03205 
03210 
03215 
03220 
03225 
03230 
133235 
03240 
03245 
03250 
133255 
03260 
03265 
03270 
03275 
03280 
00630P 
00531P 
I'l0632P 
00633P 
00634P 
00635 
00635 
(01)37 
00638 
OJ0639P 
0054eJP 
00641P 
00642P 
00643P 
00644P 
00645P 
00645P 
00<547P 
00648P 
0(1)49P 
00650P 
00651P 
00552P 
* 
* 
* 
* 
AVOID POOR OPER~TING REGION OF VOLT~GE MODUL~TOR 
0351 86 
0353 C6 
0355 
0357 
0359 
(1I35B 
0350 
0350 
0362 
0363 
tB55 
0358 
(31)9 
036C 
91 
23 
01 
24 
70 
27 
16 
TJ7 
BD 
elF 
FE 
FE 
B6 
B7 
3B 
eJQJ653P QJ36F 
00554P 0372 
00655P 0375 
00 .1\ 
(l0 A 
37 B 
0C 0365 
37 B 
08 031)5 
0023 B 
ell 0363 
37 
0530 
E411 
E4I6 
(H~0E 
E4I0 
B 
P INTV4 
INTE 
1\ 
A 
P 
1\ 
HI\RDWI\RE (BETWEEN CSINE!CTRII\ =1.8 - 2.5 ) 
(TEMPORARILY SET FOR ~O EFFECT: Q!26/R0 J.R.M. 
LD~I\ '00 Lry~ER LIMIT M.I. = 1.R (36) 
LDAB i00 UPPER LIMIT M.I. = 2.5 (25) 
CMP~ CTRII\ CHECK CURRENT SETTING OF ~.I. 
BLS INTV4 CONTINUE, NOT IN POOR REGION 
CMPB CTRII\ 
BCC INTV4 
TST VSIGNF 
B EQ *+3 
TAB 
STAB 
JSR 
SEI 
LDX 
LOX 
LOA.I\ 
STI\I\ 
RTI 
CTRIA. 
VOUT 
PTM2CS 
PTM3LC 
EIRQ 
PTMICX 
A-V Page 14 
CONTINUE, NOT TN POOR REGION 
DETERMINE PROPER LIMIT 
SELECT UPPER LI~IT 
SELECT LOWER LIMIT 
CORRECT SETTING 
OUTPUT NE1~ VOLTA.GE 
REA.l) STA.TUS 
CLE:a.R IRQ FLI\G 
IRQ EN~BLE (ODE 
ENABLE IRQ 
RETURN TO EXECUTIVE 
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03290 00557 
03295 00658 
03300 00f559 
03305 00t)1)0 
03310 00661 
03315 013562 
03320 0QJ663P 
03325 00654P 
03330 00665P 
03335 00655P 
03340 00567P 
03345 00615SP 
03350 00659P 
03355 00670P 
03360 00671P 
03365 00672P 
03370 QJ0571P 
03375 00674P 
03380 00575P 
03385 00576P 
03390 00577P 
03395 0067RP 
03400 00679P 
03405 00680P 
03410 00681P 
03415 00t)82 
03420 00583 
03425 00684 
03430 00685 
03435 00686 
03440 00687 
03445 00688 
03450 00639P 
03455 00690P 
03460 00591P 
03465 00592P 
034713 0!2J693P 
03475 00694P 
133480 00695P 
03485 006915P 
03490 0!2J697P 
(lJ3495 00598P 
03500 00599P 
03505 00700P 
035leJ 0Vl701P 
03515 OeJ702P 
~352eJ el0703P 
(D525 0QJ704P 
33530 00705P 
33535 00706P 
33540 00707P 
B545 00708P 
:0550 00709P 
B555 00710P 
0560 00711P 
B565 00712P 
D570 00713P 
n575 00714P 
J\CORIV *** AC DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 
** 
** SJ\FETY SUBROUTINE 
** VERIFIES SAFE CONDITION OF INPUTS 0N PORTS ~& 
** PORT A : RESULTS IN E~ERGENCY SHUTDOW~ 
** PORT 8 : RESULTS IN " WARNING" INDI~ATOR 
** 
0376 R5 0A A SAFETY LOAA 
0378 SD 0473 P JSR 
037B 07 ~R 8 STAB 
(lJ37D C4 00 A AN08 
037F C8 00 A EORS 
0381 27 03 0386 8EQ 
0383 7E 014D P J~P 
0386 86 08 A SAFETI LOAA 
0388 90 0473 P JSR 
038B 07 09 8 STAB 
0380 C4 00 A ANDS 
038F C8 0~ A EORB 
0391 27 06 ~399 REQ 
0393 8S 40 A LD~A 
0395 9A 0A B ORAA 
0397 20 04 039D 9RA 
0399 86 8F A SAFET2 LDAA 
039B 94 02\ B ANDA 
0390 97 0A B STAA 
* 
* SAFETY: 
#S0A 
INPUT 
DIA 
tSQl0 
#$00 
SAFET1 
ESHUTO 
.S08 
INPUT 
0113 
#S00 
ff:S00 
SAFET2 
lt$40 
DOS 
*+6 
tSSF 
D08 
008 
DEVICE CODE - CRITICAL INPUTS 
READ PORT A INPU~S 
SAVE VALUE 
MASK UN-TESTED INPUTS 
CO~PARE TO S~FE STATE 
OK 
E~ERGENCY SHUTnO~N 
DEVICE CODE - NON ~RITICAL tNP 
READ PORT B INPUTS 
SJ\VE VALUE 
~ASK UN-TESTED INPUTS 
CO~PARE TO SAFE STATE 
OK 
SYSTEM "WARNING" LED ON 
SET 8IT ~6 
SYSTEM "WARNING" LED OFF 
7.ERO BIT ~6 ONLY 
SAVE RESULTS 
* THER~ISTOR LI~IT CHECKING - TABLE : TBLTEM 
* TWO LEVEL CHECKING 
* 1ST LEVEL : "OVERTE~P" INDICI\TION 
* 2ND LEVE L : E~ERGENCY SHUTDOI.JN 
* 
039F 
03Al 
03A3 
03A6 
03A9 
03AC 
03AE 
03B1 
03B 2 
0384 
0386 
03B8 
fl6 04 
97 28 
7F 0028 
CE 070E 
7F 0029 
A6 00 
BD 049B 
53 
2\ TEMP0 
B 
LDAA 
STA,2\ 
CLR 
LDX 
CLR 
LDAA 
JSR 
COMB 
C~PB 
BLS 
LOAA 
INCA 
STAA 
C~PA 
BC!=> 
J~P 
C~PB 
SLS 
INC 
INX 
INX 
INX 
DEC 
BNE 
LDAA 
SEQ 
t(ETBLTE-TBLTE~+1)/1 CALCUL\TE TABLE SI 
COUNT SAVE SI7.E 
8 
P 
B 
A 
P 
El 02 A 
23 0C 03C2 
96 29 8 
4C 
0389 97 29 
03BB 91 05 
PI '3B D 
03BF 
03C2 
03C4 
03C6 
03C9 
03CA 
03CB 
(;BCC 
03CF 
03Dl 
0303 
25 
7E 
El 
23 
7C 
08 
08 
08 
7A 
215 
96 
27 
EO 03AC 
0140 P 
01 A 
03 03C9 
0028 8 
002B B 
D8 03A9 
28 B 
05 03D8 
TEMPI 
TEMP2 
TE~P3 
HOTF CLEAR OVERTE~PERATURE FLAG 
#TBLTEM SET POINTER TO 1ST TABLE ENTRY 
SHUTF PRESET SHU~OOWN FLAG 
0,X READ ~UX. ADDRESS 
AIN8 AID CONVERT 
2,X 
TEMP2 
SHUTF 
SHUTF 
.$5 
TEMPl+3 
ESHUTD 
1,X 
TE~P3 
HOTF 
COUNT 
TE~Pl 
HOTF 
TE~P4 
A-V Pa,ge 15 
CORRECT FOR THER~ISTOR VOLTAGE 
CHECK FOR > TRIP LIMIT 
OK - CONTINUE 
DELAY E~ERGENCY SHUTDOI.JN ( TO 
ADVANCE DELAY 
SAVE NE'AI VALUE 
CHECK FOR DELAY SETTING 
REREAD INPUT V~LUE AND CHECK A 
E~ERGENCY SHUTDOt.JN 
CHECK FOR> WARNING LI~IT 
OK - CONTINUE 
SET OVERTEMPERATURE FLAG 
ADVANCE TO 
NEXT MUX. ADDRESS 
OECRE~ENT LOOP COUNTER 
CHECK NEXT THERMISTOR 
TEST OVER TE~PER,ATURE FLAG 
OK- CONTINUE 
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~358~ 
03585 
0359~ 
03595 
,n60~ 
03605 
~351~ 
"'3615 
"'362f?J 
03625 
"'363f?J 
03635 
03640 
03645 
~365~ 
~3655 
~3660 
~3665 
0367f?J 
03675 
03680 
03685 
0369~ 
03695 
03700 
037~5 
03710 
03715 
0372~ 
03725 
03730 
"'3735 
0374~ 
~3745 
~375~ 
03755 
03760 
~371;5 
03770 
03775 
03780 
03785 
03790 
03795 
03B~QJ 
"'3805 
03810 
03815 
03820 
03825 
03830 
03835 
03840 
03845 
f?J3850 
(B85S 
03860 
03865 
00715P 0305 86 20 
00716P 0307 9A 0A 
00717P ~309 20 "'4 
~QJ718P 030B 86 OF 
00719P 03DD 94 0A 
30720P 030F 97 0A 
~~721 
A 
B 
t'l30F 
A 
B 
B 
TEMP4 
* 
LDAA 
ORAA 
BRA. 
LDl\A 
A.NDA. 
STAA. 
#$20 
DOB 
*+6 
#$DF 
DOB 
DOB 
" OVERTE~PERA.TURE" 
SET BIT #5 
CONTINUE 
"OVERTEMPERATURE" 
RESET BIT #5 
SAVE RESULTS 
LED ON - COD 
LED OFF - CO 
~0722 * SAFETY: 
",o723 
(H'J724 
00725 
00726 
00727 
00728P 03E1 7F 
00729P 03E4 BD 
00730P 03E7 C1 
~HJ731P 03E9 24 
00732P f?J3EB 96 
f?J0733P 03ED 4C 
00734p. ~3EE 97 
00735P £'J3F0 81 
0Q1736P QJ3F2 25 
~0737P ~3F4 7E 
~0738P 03F7 C1 
f?Jf?J739P ~3F9 24 
0074~P 03FB 86 
00741P ~3FD 97\ 
0~742P ~3FF 20 
~0743P 04~1 86 
~~744P 04~3 94 
0~745P ~405 0F 
3~74e;p 0406 84 
"'~747P 0408 9A 
00748P f?J40A 97 
f?J0749P ~40C 130 
00750P 040F 39 
Ql0751 
~"'29 B 
0410 P 
91 A 
0C 03F7 
29 B 
29 B 
02 A 
F0 03E4 
014D P 
* 
* 
* 
* 
* BATT 
9E A BATT1 
06 0401 
10 A. 
0A B 
04 0405 
EF A BATT2 
~A 13 
A 
B 
B 
P 
BATTERY VOLTA.GE LIMIT TESTING 
TWO LEVEL CHECKING 
CLR 
JSR 
C~PB 
BCC 
LDA.A 
INCA. 
STA.A 
CMPA 
BCS 
JMP 
CMPB 
BCC 
LD"'A 
ORAA 
BRA 
LDAA 
A.NDA 
SEI 
ANDA 
ORAA 
STAA. 
JSR 
RTS 
1ST LEVEL : "LOW BA.TTERY" INDICATOR 
2ND LEVEL : EMERGENCY SHUTDOWN 
SHUTF 
C}I.. LC VB 
U45 
B}l..TTl 
SHUTF 
SHUTF 
tS2 
BATT+3 
ESHUTD 
U58 
BATT2 
ft$l~ 
DOB 
*+6 
#$EF 
DOB 
~$7f' 
STR 
DOB 
DOUTB 
PRESET SHUTDOWN FLA.G 
FIND OPEN CIRCUIT B}l..TTERY VOLT 
CHECK FOR < 102 VOLTS (1.70V/C 
OK - CONTH.JUE 
ADVANCE DELA.Y 
SA.VE NEW VALUE 
CHECK FOR DELAY SETTING 
REREAD INPUT VALUE :a.ND CHECK :a. 
EMERGENCY SHUTDONN 
CHECK FOR < III VOLT ,.,ARNING 
OK - CONTINUE 
"Lal., BATTERY" LED ON - CODE 
SET BIT H 
CONTINUE 
"LOI>l BATTERY" LED OFF - CODE 
RESET BIT ft4 
SET IRQ ~ASK 
Sl\VE V}l..LUE 
00752 
** 
** 
** 
** 
** 
SUBROUTINE TO CA.LCULA.TE BA.TTERY 
00753 
00754 
00755 
00756P 
f?J0757P 
00758P 
00759P 
~0760P 
"'0761P 
~0762P 
0076~P 
QJ(lJ764P 
~0765P 
QJ0766P 
~QJ767P 
0076BP 
0QJ769P 
QJ077"'P 
0QJ771P 
00772P 
0410 86 00 
0412 BD 049B 
0415 C1 A0 
0417 25 02 
0419 C6 80 
041B 07 05 
~41D 86 02 
~41F BD ~49B 
0422 07 0(lJ 
~424 86 03 
A CALCVB 
P 
A 
QJ41B 
A 
B 
A. 
P 
QJ 426 B D f?J 4 9B 
0429 D7 01 
B 
A. 
P 
B 
042B 54 
042C DB 
042E 24 
043~ C6 
0432 39 
QJQJ 13 
02 0432 
FF A 
C7>.LCVl 
OPEN CIRCUIT TER"1INl\L VOLTA.GE : VALUE RETURNE 
"B" REG. = VBAT + IBAT * RBAT 
LDAA 
JSR 
C~PB 
BCS 
LDAB 
ST.l\B 
LDA.l\ 
JSR 
ST.AB 
LDAA 
JSR 
STAB 
LSRB 
ADDB 
BCC 
LDAB 
RTS 
A-V 
#REGV. 
AINS 
H80 
*+4 
#$Sf?J 
REGV 
#VBAT. 
1\ ~N8 
VBA.T 
UBl\T. 
AINS 
IBAT 
VB AT 
CALCV1 
#$FF 
Page 16 
REGENERATION CONTROL MUX. ADDR 
A/D CONVERT 
CHECK FOR MAX LIMIT 
OK 
SET ~AX VA.LUE 
SAVE VA.LUE 
BATTERY VOLTAGE MUX. ADDRESS 
AID CONVERT 
SAVE VALUE 
BATTERY CURRENT ~UX. ADDRESS 
AID CONVERT 
SAVE VALUE 
12 CORRECT FOR BATTERY RESISTA 
CORRECT VALUE READ 
OK - CONTINUE 
MAGNITUDE OVERFLOW 
PAGE ~16 
03875 
~388~ 
~38R5 
03890 
~3895 
039Q1~ 
039135 
~391~ 
03915 
03920 
03925 
Q1393~ 
~3935 
0394~ 
~3945 
03955 
~3960 
03965 
03970 
03975 
03980 
03985 
03990 
03995 
04000 
04 IH'l 5 
041310 
04015 
00774 
00775 
007715 
013777 
00778 
00779 
1313780 
00781 
00782 
1313783 
00784 
013785 
00786 
Q10787P 
0Q1788P 
00790 
00791 
(H'J792 
0~793 
00794 
00795 
00796 
00797 
(HP98 
013799 
0138013 
00801P 
00802P 
04025 00804 
0413313 130805 
~4035 008136 
041340 1313807 
34045 00808 
2140513 Q1Q18Q19P 
~4055 Q1Q181Q1P 
040613 ~0811P 
2141365 Q1Q1812P 
~4Q170 00813P 
2141375 Q1Q1814P 
~4eJ8Q1 00815P 
214085 00816P 
214090 Q1Q1817P 
HIQ1QJ 00819 
'4105 00820 
'141113 00821 
14115 013822 
'41213 Ql0823P 
14125 0Q1824P 
14130 00825P 
'4135 00826P 
'4140 00827P 
!4145 00828P 
ACDRIV *** 
13433 C6 0E 
13435 7E 044E 
~438 C6 QlD 
043A 7E Q144E 
0430 0F 
Q143E F7 E400 
0441 86 36 
0443 B7 E401 
~446 86 3E 
0448 B7E4Q11 
0449 In 
~44C AE 
13440 39 
Ql44E Q1F 
044F 37 
~45~ C5 3A 
~452 F7 E4Q13 
~455 C6 FF 
0457 F7 E4Q12 
AC DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 
** 
** DIGITAL 
** 
** 
** 
** 
** 
** 
** 
** 
** 
** 
** 
A DOUTA LDAB 
P JP.1P 
** 
** DIGITAL 
** 
** 
** 
** 
** 
** 
** 
** 
** 
A DOUTB LDAB 
P JMP 
** 
OUTPUT SET-UP ROUTn<lE - "1\" REG OUTPUT 
PORT "A" DOA0-D01\6 ( SELECT BITS) 
DOA7 : (VALUE BIT) 
LOGIC "1" SELECTS APPRORIATE OUTPUT (DOA 
DOA0 "EMERGENCY SHUTDOW~" INDICATOR 
DOAI FWD ENABLE 
DOA2 REV ENABLE 
DOA3 RING COMM'S 
DOA4 COM ENABLE 
DOA5 M~IN ENABLE 
DOA6 ENERGY CONTROL DISABLE 
tS0E 
OUTPUT 
PORT "A" DEVICE SELECT CODE 
OUTPUT TO PORT 
OUTPUT SET-UP ROUTINE - "A" REG OUTPUT 
PORT "S" 00BQI-DOB6 (VALUE BITS) 
LOGIC "1" ENABLES THE FOLLOWING 
DOB0 STR 27 
DOBI STR 45 
DOB2 STR 63 
DOB3 STR 81 
DOB 4 "LON BATTERY" INDICATOR 
0085 "OVERTEP.1P" INDICATOR 
#$0D 
OUTPUT 
PORT "B" DEVICE SELECT CODE 
OUTPUT TO PORT 
** PIA - SELECT CODE OUTPUT (DEVICE SELECT) 
** REG "A" ALTEREDi REG "B" DEVICE CODE 
** NON - INTERRUPTIABLE (30 CYCLES ) 
** DEVSEL SEt 
STAB 
LDl\A 
STA.~ 
LDAA 
STAA 
NOP 
CLI 
RTS 
** 
MASK IRQ 
PIAIAD SET DEVICE CODE 
t%0~11~110 CONFIGURE A SIDE 
PIAIAC Cl\2 "LOW" ( SELECT ) 
t%QlQl11111Q1 RE-CONFIGURE A SIDE 
PIA1~C CA2 "HIGH" ( DESELECT 
CLEAR MASK 
** PIA OUTPUT - "A" OUTPUT; "B" DEVICE CODE 
** NON - INTERRUPTIABLE (67 CYCLES) 
** 
OUTPUT SEI 
PSHB 
LDl\B 
STAB 
LDAB 
STAB 
,.,ASK IRQ 
SAVE TEMP. DEVICE CODE 
UIHHl101Ql 
PIAIBC SELECT DATA DIRECTION REGISTER 
t$FF 
PtAIBD CO~FIGURE PB0-PB7 AS OUTPUTS 
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04150 00829P 
04155 00830P 
04160 00831P 
04165 0QJ832P 
04170 00833P 
04175 0QJ834P 
041 8-0 00835 P 
04185 00836P 
134190 00837P 
04195 00838P 
04200 00839P 
04205 00A40P 
04215 
04220 
04225 
04230 
04235 
04240 
04245 
04250 
04255 
0..,260 
04265 
04270 
04275 
04280 
04285 
04290 
04295 
04300 
04305 
04310 
00842 
00843 
00844 
00845 
008..,6P 
00847P 
00848P 
00849P 
0085QJP 
00851P 
00852P 
00A53P 
00A54P 
00855P 
0085e;p 
00857P 
00858P 
00859P 
00860P 
00861P 
04320 00853 
04325 00804 
04330 00855 
04335 00866 
04340 0(81)7 
ACORIV *** 
C6 3E 
F7 E403 
B7 E402 
045A 
045C 
045F 
0462 
0463 
0466 
0468 B7 
QJ46B 811 
0460 B7 
0470 01 
0471 0E 
0472 39 
33 
F7 
86 
0473 0F 
0474 C6 
0476 F7 
0479 C6 
047B F7 
047E B7 
0481 CI) 
04'83 F7 
0486 C6 
0488 F7 
048B 86 
0480 F6 
0490 B7 
0493 01 
0494 0E 
0495 39 
E400 
36 
E 4 01 
3E 
E401 
3A 
E403 
00 
E402 
E400 
3E 
E403 
36 
E401 
3E 
E402 
E401 
04345 A081)BP 0496 C6 AF 
04350 00869P 0498 7E 043D 
04360 091871 
(431)5 00872 
04370 00873 
04375 00874 
04380 00875P 049B elF 
04385 A0876P 049C C6 3A 
04390 00877P 049E F7 E403 
04395 00878P 04~1 C6 FF 
04400 00879P 04A3 F7 E402 
04405 00880P 04A6 CI) 3E 
04410 00881P 04A8 F7 E403 
04415 00882P 04AB B7 E402 
04420 00883P 04AE C6 01 
AC DRIVE - ENGINEERING PROTOTYPE - VERSION 1.0 
** 
** 
** 
** 
INPUT 
** 
** 
** 
** 
** 
A ',AlDOG 
p 
** 
LDAB 
ST\B 
STAr.. 
PULB 
STr..B 
LDr..A 
STAA 
LD.I\A 
STAA 
NOP 
CLI 
RTS 
11=%00111110 
PIAIBC SELECT DATA REGISTER 
PIAIBD OUTPUT VALUE 
RETRIEVE DEVICE CODE 
PIA1r..D SET DEVICE CODE 
ft%001Hll10 
PIAIAC CA2 "LOW' (SELECT) 
It%00111110 
PIA1AC CA2 "HIGH" (DESELECT) 
CLEAR MASK 
PIA INPUT "B" SIDE NON-INTERRUPTIABLE (5~ CY 
A-REG. DEVICE CODE; B-REG. Dr..TA READ 
SEI SET IRQ MASK 
LDAa '%00111010 
STAR PIAIBC SET CRB2=0 ;DDR 
LDAB 1$00 
STAB 
ST\A 
LDAa 
ST\B 
LDAB 
STAB 
LDAA 
LDAB 
ST\A 
NOP 
CLI 
qTS 
PIAIBD CONFIGURE PB0-PR7 AS INPUTS 
PIAIAD DEVICE SELECT 
t%QJQJ111l10 
PIAIBC SET CRB2=1; PDR 
It%00110110 
PIAIAC CA2" LOW' (S ELECT) 
UQJQJllllHJ 
PIAIBD READ DATA 
PIA1AC CA2 "HIGH" (DESELECT) 
CLEAR MASK 
WATCHDOG TIMER RESET ROUTINE 
RESETS HARD1~ARE TIMER 
TIMER CYCLE TIME - 50MS 
LDl\B 
,JMP 
J!:S0F 
DEVSEL 
WATCHDOG OEVICE SELECT CODE 
SELECT DEVICE AND RETUqT\l 
** I/O BOARD INPUT "A" REG. MIJX r..onRESS 
** "B" REG. 8MSB ( NON-INTERRUPTIABLE 
** 
AIN8 SEI MASK IRQ 
A LDAB t%QJQJl11010 
A STAB PIAIBC SELECT DATA DIRECTION REGISTER 
A LDAB ffSFF 
A STAB PIA1BD CONFIGURE PB0-PB7 AS OUTPUTS 
A LDAB #%00111110 
A STAB PIAISC SELECT DATA REGISTER 
A <:iTAA PIAIBD OUTPUT VALUE 
A LDAB J!:$01 SAMPLE HOLD & CONVEqT CODE 
A-V Page 18 
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04425 00884P 0430 F7 E400 A 
04430 00R85P 04B3 86 3~ A 
04435 00885P 04B5 B7 E401 A 
04440 00887P 0488 R6 3E A 
04445 00888P 04BA B7 E401 A 
04450 00889P 04BD 86 02 ~ 
04455 00890P 043F BD 0473 P 
04460 00891P 04C2 53 
04465 00392P 04C3 39 
** 
STAB 
LDI\A 
STAA 
LDAA 
STI\,l\ 
LDA.I\ 
JSR 
CO"'1B 
RTS 
PIA11\D SET DEVICE CODE 
U00110110 
PIAll\C CA2 "LO'<1" (SELECT) 
U00111110 
PIl\lAC CA2 "HIGH" (DESELECT) 
'S02 8 "'1SB INPUT CODE 
INPUT REI\D VALUE 
CONVERT TO STRAIG~T BINARY COD 
04475 
04480 
04485 
04490 
04495 
04500 
(}4505 
04510 
:;'4515 
214520 
214525 
~4530 
214535 
~4540 
~4545 
00894 
00895 
008911 
130897 
00898 
00899 
00900P 
00901P 
00902P 
00903P 
00904P 
00905P 
00906P 
00907P 
00908P 
** DELI\Y SUBROUTINE 
~4 555 00910 
~4560 00911 
~4565 00912 
~4570 00913 
~4575 00914 
'4580 00915P 
~4585 00916P 
'4590 0091 7P 
'4595 00918P 
'4600 00919P 
14605 0092elP 
14610 00921P 
'4615 00922P 
14620 00923P 
'4630 
14635 
'4640 
14645 
14650 
14655 
14660 
14665 
14670 
14675 
14680 
l4Ii85 
00925 
00926 
00927 
00928 
00929 
00930 
00931P 
00932P 
00933P 
00934P 
00935P 
00936P 
** DELAY = 50 "'1S X TI~E 
** NOTE : "'1IN. DELAY = 50 MS 
** WATCHDOG TIMER RESET DURING DELAY 
** 
r.E C350 A DELAY 
FF E414 A 
SET FOR 50 MS DELAY 
INITIALIZE TIMER - CLEAR FLAG 
04C4 
04C7 
04CA 
04CD 
04D0 
04D2 
04D4 
04D7 
04D9 
BD 0496 P DELAY1 
B6 E411 1\ 
LDX 
STX 
,JSR 
LDAA 
BITA 
SEQ 
DEC 
BGT 
RTS 
~$C 350 
PT~2LC 
WDOG 
PT"'12CS 
~S02 
DELAY1 
TIME 
DE LAY 
READ STI\TUS 
85 02 A 
27 Fe; 04CA 
7A 002C R 
2E EB 04C4 
39 
04D1\ 85 98 1\ 
04DC BD 0413 P 
04DF CE 0395 1\ 
04E2 FF E414 ,\ 
04E5 36 E411 A 
04E8 85 02 A 
04EA 27 F9 04E5 
04EC 86 08 A 
04EE 7E 0433 P 
** 
** 
** 
** 
** 
RCO"'1 
** 
** 
** 
** 
** 
** 
04F1 
04F4 
04F6 
04F8 
04FA 
04FC 
7F 0035 
86 ~D 
97 36 
86 FF 
97 37 
7E 053D 
B ZVOLT 
A 
B 
A 
B 
P 
TEST BIT ~1 (TI~ER 12 FL~G) 
WAIT FOR TI~E OUT 
DECRE~ENT COUNT 
A.GAIN 
RING COM~UTA.TION CIRCUIT - SUBROUTINE 
ENI\BLE COM~S; RING FOR 1MS 
NOTE: CO~M'S LEFT ENA.BLED 
LDA,Z\ 
,JSR 
LDX 
STX 
LDAA 
BITA 
BEQ 
LDA.A 
JMP 
#$98 
DOUTA 
~$0195 
PT~2LC 
PTM2CS 
#$02 
*-5 
ff$08 
DOUTz\ 
RING COMM (BIT ff3) COMM ENABLE 
ACTIVATE CIRCUIT ~ FORCE RING 
1MS - 83US (EXECUTION CO~ PENS' 
INITIALIZE TIMER - CLEAR FLZ\G 
READ STATUS 
TEST BIT #1 (TIMER ~2 FLA.G) 
lNAIT FOR TIME OUT 
RING CO~M CODE (BIT ff3) 
DEACTIVATE FORCED RINGING & RE 
ZERO VOLTAGE CONTROLS - SUBROUTINE 
SETS : CPULSE , CSINE , CTRIA - FOR ~IN. MODU 
AND OUTPUTS Vz\LUE 
RETURNS: FROM VOUT SUBROUTINE 
CLR 
LDAA 
STAA 
LDA.A 
STA .. l\ 
JMP 
CPULSE 
#S9ID 
CSINE 
JI:$FF 
CTRIA. 
VOUT 
A-V Page 19 
SET 2-PULSE TO MIN 
VSIN = .508 VOLTS 
SET SINE AMPLITUDE TO MIN. 
VTRIA = 9.96 VOLTS 
SET TRIA.NGLE AMPLITUDE MAX. 
OUTPUT VALUES A.ND RETURN 
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** 
** VOLTAGE CORRECTION SUBROUTINE 
** CHECKS VSIGNF: FOR INCREASE OR DECREASE 
** ALTERS: CPULSE, CSINE, CTRIA 
** CTRIA tS UPDATED BY TABLE LOOK-UP TO APPROXI 
** LINEAR CHANGE IN ~ODULATION INDEX 
** 
0<1695 00938 
~471i'!0 00939 
04705 00940 
04710 00941 
04715 00942 
04720 00943 
04725 00944 
04730 00945P 
04735 0094e;p 
04740 00947 
04745 0QJ948P 
04750 00949P 
04755 00950P 
04760 00951P 
04755 00952P 
04770 00953P 
04775 00954P 
0478Ql 00955P 
04785 QJ0956P 
04790 9I0957P 
04795 00958P 
04800 00959P 
04805 00960P 
04810 00961 
04815 l'I0962P 
04820 00953P 
04825 00964P 
04830 00955P 
04835 00966P 
04840 00967P 
04845 00968P 
04850 00969P 
04855 00970P 
04860 0Ql971P 
04855 091972P 
04R70 00973P 
04875 00974P 
04890 00975P 
04885 00976P 
04FF 96 23 B VCORR LDAA VSIGN~ 
VDEC 
DETERMINE CORRECTION DIRECTION 
VOLTAGE DECREASE 0501 26 IB 051E BNE 
0503 
0505 
0507 
0509 
050C 
05QJE 
0510 
0512 
0514 
0517 
051A 
051B 
051D 
96 36 B 
81 40 A 
24 05 050E 
7C 0035 B 
20 0F 051D 
96 37 B 
81 00 A 
23 919 051D 
CE 073C P 
BD '0637 P 
10 
97 37 B 
39 
37 B 
FF A 
0F 0533 
073C P 
0637 P 
02 052F 
FF A 
37 B 
09 053C 
* VOLTAGE 
VINC LDAA 
CMPA 
BCC 
INC 
BRA 
VINC2 LOAA 
C~PA 
BLS 
LDX 
JSR 
SBA 
STAA 
VINC3 RTS 
* VOLTAGE 
VDEC LDAA 
C"'1PA 
BCC 
LDX 
JSR 
ABA 
BCC 
LOAA 
STAA 
BRA 
INCREASE 
CSINE 
#$40 
VINC2 
CSINE 
VINC3 
CTRIA 
fS00 
VINC3 
'TBLVTR 
~UNC 
CTRIA 
DECREASE 
CTRIA 
tSFF 
VDEC1 
ltTBLVTR 
FUNC 
READ PRESENT SINE A~PLITUDE 
CHECK FOR 2.50V MAX. POSITION 
SINE ALREADY ~AX. 
INCREASE SINE AMPLITUDE 
BRANCH TO RETURN 
READ PRESENT TRIANGLE AMPLITUD 
TEST FOR MIN. POSITION 
BRANCH TO RETURN 
SET POINTER TO 1~T LOCATION 
DETER~INE FUNCTION 
DECREASE TRIANGLE AMPLITUDE 
SAVE NEW VALUE 
RETURN 
READ PRESENT TRIANGLE A~PLITUD 
TEST FOR MAX. 10.0V LEVEL 
TRIANGLE ALREADY MAX. 
SET POINTER TO 1ST TABLE LOCAT 
DETER"'1INE FUNCTION 
INCRE~SE TRIANGLE A~PLITUDE 
NO 8 BIT OVERFLOW 
OVERFLON - SET ~AX. V!\LUE 
SAVE NEl'l VALUE 
BRANCH TO RETURN 
051E 96 
0520 81 
0522 24 
0524 CE 
0527 BD 
052A 1B 
052B 24 
0520 86 
052F 97 
0531 20 
0533 96 
0535 81 
0537 23 
0539 711. 
053C 39 
36 B VDEC1 LDAA 
CMPA 
BLS 
DEC 
*+4 
~$FF 
CTRIA 
VDEC2 
CSINE 
fS0D 
VDEC2 
CSINE 
READ PRESENT SINE AMPLITUDE 
TEST FOR MIN. POSITION 0D A 
03 053C 
0036 B 
SINE ALREADY ~IN. 
DECREASE SINE A~PLITUDE 
RETURN 
04895 00978 
04900 00979 
04905 00980 
04910 00981 
04915 00982P 053D SF 
04920 00983P 053E 96 35 
04925 00984P 0540 44 
04930 00985P 0541 56 
04935 00986P 0542 44 
04940 00987P 0543 56 
04945 00988P 0544 CB 3C 
04950 00989P 0545 D7 34 
04955 00990P 0548 97 33 
04960 00991P 054A DE 33 
04965 00992P 054C FF E412 
04970 00993 
04975 00994P 054F 96 36 
VDEC2 RTS 
** 
** VOLTAGE OUTPUT SUBROUTINE 
** MODtFIES MODULATION INDEX BASED UPON VALUE AT 
** CPULSE, CSINE, CTRIA 
VOUT CLRB ZERO 8 LSB 
B LDAA CPULSE READ TI"'1ER VALUE 
LSRA /2 8 MSB 
RORa /2 8 LSB 
LSRA /4 8 ~SB 
RORB /4 8 LSB 
A ADDB #$3C CORRECT FOR MIN. VALUE (50US) 
B STAB CTEMP+1 SAVE TEMPORARY 8 LSB'S 
B STAA CTEMP SAVE TEMPORARY 8 ~SB'S 
B LDX CTEMP 
A STX PTM1LC OUTPUT TO TI~ER f1 
* OUTPUT SINE AMPLITUDE 
B LDAA CSINE READ VALUE 
A-V Pa,ge 20 
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0551 C6 05 A 
0553 BD 044E P 
LDAB 
JSR 
fS06 DEVICE SELECT CODE 
OUTPUT OUTPUT VALUE 
04980 
04985 
04990 
04995 
05000 
050eJ5 
05010 
05015 
05020 
05025 
0503QJ 
05035 
00995P 
00996P 
00997 
00998P 
0eJ999P 
01000P 
01001 
01002P 
010lBP 
01004P 
01005P 
01006P 
0556 96 37 B 
0558 C6 08 A 
055A BD 044E P 
* OUTPUT 
LDAA 
LDAB 
JSR 
TRIANGLE A~PLITUDE 
CTRIA READ VALUE 
1$08 DEVICE SELECT CODE 
OUTPUT OUTPUT VALUE 
055D 86 Cel A 
055F D6 37 B 
0561 26 02 0565 
0563 86 40 A 
0565 7E 0433 P 
* CHECK FOR 
LDAA 
LDA!3 
BNE 
LDAA 
,T~P 
ENERGY CONT~OL ACTIVATION ~EGION 
#$C0 CODE TO DISABLE ENERGY CONTROL 
CTRIA CHECK FOR SIX-STEP 
*+4 A~PLITUDE to , NOT IN SIX-STEP 
,$40 CODE TO ENABLE ENERGY CONTROL 
DOUTA OUTPUT VALUE AND RETURN 
05045 
05050 
05055 
05060 
05065 
05070 
05075 
05080 
05085 
05090 
05095 
05100 
05105 
05110 
05115 
05120 
05125 
05130 
01008 
01009 
0HH0 
01011 
0HH2 
01013P 
01014P 
QJ1015P 
01016P 
0HH 7P 
01018P 
0HH9P 
{H 020P 
01021P 
01022P 
01023P 
01024P 
01025P 
0568 7F 
056B 96 
056D 84 
056F 27 
0571 81 
0573 26 
0575 86 
0577 77\ 
057A 20 
057C 86 
057E 7C 
0581 BD 
0584 39 
0025 B 
08 B 
06 A 
13 0584 
04 A 
07 057C 
84 A 
0025 B 
05 0581 
82 A 
0025 B 
0433 P 
** 
** 
** 
** 
** 
IROT 
IROTI 
IROT2 
05140 01027 ** 
05145 01028 ** 
05150 01029 ** 
05155 01030 ** 
05160 01031 ** 
05165 01032 ** 
05170 01033 ** 
05175 01034 ** 
05180 01035 ** 
05185 01036P 0585 D6 0C B S~AX 
05190 01037P 0587 CE 071C P 
05195 eJ1038P 058A A6 00 A 
05200 01039P 058C Fl 071A P 
05205 eJ1040P 058F 25 0D 059E 
05210 01041P 0591 A6 10 A 
05215 01042P 0593 Fl 071B P 
05220 01043P 0596 24 06 059E 
05225 01044P 0598 17 
05230 01045P 0599 D6 ~D B 
05235 01045P 059B BD 0647 P 
05240 01047P 059E BD 05B8 P S~AX1 
05245 01048P 05Al D6 03 B 
05250 01049P 05A3 26 06 05AB 
05255 01050P 05A5 D6 0C ~ 
INVERTER ROTATION SUBROUTINE 
CHECKS CONSOLE POSITION : DIA 
AND CONFIGURES INVERTER ACCORDING 
CLR 
LDAA 
ANDA 
BEQ 
CMPA 
BNE 
LD.AA 
DEC 
BRA 
LDA.a. 
INC 
cTSR 
RTS 
IDIRF 
DIA 
~S06 
IROT2+3 
'S04 
IROT1 
IJSS4 
IDIRF 
IROT2 
'$82 
IDIRF 
DOUTA 
RESET INVERTER DIRECTION FLAG 
READ DIGITAL INPUTS A PORT 
~ASK FWD & REV ~ITS 
"NEUTRAL"- CONTINUE 
CHECK REV BIT 
FORt.~ARD 
CONFIGURE tNVERTER FOR REVE~SE 
SET INVERTER FLAG (-l=REV) 
CONFIGURE INVERTER FOR FOR1~ARD 
SET INVERTE~ FLAG (l=FWD) 
OUTPUT DIRECTION INFOR~ATION 
SLIP ~AXIMU~ SUBROUTINE 
DETER~TNES ~AXI~UN VALUE FOR SLIP 
BASED UPON FREQUENCY OR OVERRIDING CONDITION 
SLIP WILL BE FORCED TO ZERO 
IF SLIPF = 1 
OR NEGATIVE TORQ'JE IS REQUESTED BELm~ 40 HZ 
TABLE: TBLSP 
LDAB 
LDX 
LDAA 
CMPB 
BCS 
LDAA 
C~PB 
BCC 
TBA 
LDAF\ 
JSR 
,JSR 
LDAB 
BNE 
LDAB 
PER+1 
#TBLSP 
0,X 
PER~IN 
SMAXl 
16,X 
PER~AX 
SMAX1 
PER+2 
TBL4 
REG 
SLIPD 
S~AX2 
PER+l 
A.-V Page 21 
READ PERIOD ( 8MSB ) 
SET POINTER TO 1ST TABLE LOCAT 
COMPARE TO UPPER BREAK POINT 
.ABOVE CURVE'S RANGE 
CO~PARE TO LOWER LIMIT 
BELOW CURVE'S R.ANGE 
TRANSFER ~SB'S TO A REG. 
READ 8 LSB'S 
LINEARIZE FROM TABLE 
CAECK REGENERa.TION LI~IT 
CHECK TORQUE REQUEST 
OK, POSITIVE REQUEST 
PERIOD 8MSB 
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05260 01051P 05~7 C1 elC A 
05265 01052P 05~9 24 05 0580 
0527~ 01053P 05~B 70 0026 8 SMAX2 
05275 01054P 05AE 27 ~1 0581 
05280 01055P 0580 4F SMAX3 
05285 01056P 0581 97 0E 8 
05290 01057P 0583 C6 09 A 
05295 01058P 05B5 7E 044E P 
05305 01060 
05310 010151 
05315 01062 
05320 01063 
05325 01064 
05330 01065 
05335 01066 
05340 QlHH57 
05345 01068 
05350 01069P 
05355 01070P 
05360 01071P 
05365 01072P 
05370 01073P 
05375 01074P 
05380 01075P 
05385 01075P 
05390 01077P 
05395 0107BP 
05400 0H'179P 
05405 Ql1080P 
05410 01081P 
05415 01082P 
05420 01QJ83P 
05425 01084P 
05430 01QJ85P 
05435 01086P 
05440 01087P 
05445 01088P 
05450 0HI89P 
05~55 01090P 
05460 01091P 
05465 01092P 
05470 01093P 
05475 01094P 
05480 01095P 
05485 01096P 
05490 01097p 
05495 tH098P 
05500 01099P 
05505 01100P 
05510 01101P 
05515 01102P 
05520 el1l03P 
05525 01104P 
05530 01105 
05535 01106 
05540 01107 
** 
** 
** 
** 
** 
** 
** 
** 
** 
05B8 97 
05BA 96 
05BC Fe; 
05BF 8D 
05C 2 2~ 
05C4 4C 
05C5 16 
05C6 96 
05C8 CB 
05CA D1 
05CC 25 
05CE 70 
(51)1 26 
33 B REG 
05 B 
000" P 
01)87 P 
01 05C 5 
0E B 
D2 A 
00 B 
09 05D7 
0027 B 
lC 05EF 
33 B 
27 05FE 
07 A REG0 
05D3 915 
05D5 20 
0507 CB 
05D9 01 
050B 25 
05DD 7D 
05E0 26 
05E2 96 
05E4 20 
05E6 D7 
05EB ~OJ 
05E~ 24 
05EC 4F 
05EO 20 06 
05EF 88 01 
05Fl 24 02 
05F 3 86 FF 
05F5 D6 33 
05F7 11 
05F8 25 
05FA 7F 
05FD 17 
QJ5FE 39 
00 B 
09 05E6 
002 7 B 
13 (II 5F 5 
33 B 
18 05FE 
27 B REG0~ 
"'1 A 
01 05ED 
05F5 
l'>..REGl 
05F5 
A 
B REGl~ 
04 05FE 
0027 B 
REG2 
** 
** 
** 
CMPB 
BCC 
TST 
BEQ 
C LR.l\ 
ST~A 
LDAB 
JMP 
itS0C 
SMAX3 
SLtPF 
*+3 
SMAXV 
#$09 
OUTPUT 
<=40.7 HZ 
INHIBIT REGENERATION BELO'" 40. 
OVERRTDE COM~AND ACTIVE 
OK CONTINUE 
FORCE SLtP TO ZERO 
SAVE SLIP V1\LUE 
DEVICE CODE SLtP LIMIT DAC 
OUTPUT TO DAC AND RETURN 
REGENERATION SLIP CONTROL 
REDUCES: PREVIOUS SLIP LIMIT IN REG. "A" 
IF VBAT + (POT SETTING) EXCEEDS PRESET Lt~I 
DEAD BAND IS INCORPORATED AROUND LIMIT 
INCREASES: SLIP LIMIT TO NORMAL LIMtT IF VOL 
BELOW DEAD BAND 
RETURNS WITH SLIP IN "A"-REG 
STAA 
LDl'>.A 
LDAB 
JSR 
BPL 
INC~ 
TAB 
LOAA. 
AODB 
CMPB 
BCS 
TST 
BNE 
LDAA 
BRA 
ADDB 
CMPB 
BCS 
TST 
SNE 
LDAA 
BRA 
ST1\B 
SU131\. 
13CC 
CLRl\ 
BRA 
ADDA 
BCC 
LDAA 
LDAB 
CBA 
BCS 
CLR 
TAA 
RTS 
CTEMP 
REGV 
KPOT 
MPR 
*+3 
SMAXV 
#210 
VBAT 
REG0 
REGF 
REGI 
CTEMP 
REG2 
#7 
VB AT 
REG01\ 
REGF 
REGIA 
CTEMP 
REG2 
REGF 
#:$01 
*+3 
REGl1\ 
#<:;01 
*+4 
#$FF 
CTEMP 
REG2 
REGF 
S1\VE LIMIT 
REGENERATION SETTING 
~CALE FACTOR 
SC~LE 
ROUND RMSB 
150V - 2.5V 
VBAT > (VLIM - 2.5) 
TEST REGENERATION LtMIT 
YES, ACTIVE 
USE NORMAL LtMIT V1\LUE 
CONTINUE 
150V + 2. 5V 
VBl'>.T> (VLIM + 2.5) 
TEST REGENERATION LIMIT 
YES, ACTIVE 
USE NORMAL LIMIT V1\LUE 
CONTtNUE 
SET REGENERATION FLAG 
DECRE~SE SLIP LtMtT 
NO, OVERF Lm~ 
C;ET MINT~UN 
tNCRE~SE SLIP LIMIT 
SET Ml\XIMUN 
COMP1\RE TO NORM1\L LtMTT V1\LUE 
C;LIP(FREG) > SLIP(REG) 
RESET FLAG 
RETURN 
SINE / TRIANGLE RATIO SUBROUTINE 
SELECTS PROPER SINE ITRt~NGLE Rl'>.TIO FROM TA 
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PAGE 022 
05545 
05550 
05555 
05550 
05555 
05570 
05575 
o 55SQJ 
(1l5585 
05590 
05595 
05500 
055~5 
05510 
05515 
05S20 
05625 
05530 
05'535 
05640 
05645 
05650 
05655 
05550 
05570 
05675 
05680 
05585 
05690 
05695 
05700 
05705 
05710 
05715 
05720 
eJ5725 
05730 
05735 
135740 
05745 
05750 
01B'!8 
01109 
01110 
01111 
01112 
01113 
01114P 
01115P 
01116P 
QJ III 7P 
01118P 
01119P 
01120P 
01121P 
01122P 
01123P 
01124P 
0l125P 
01121!)P 
01127P 
01128P 
01129P 
01130P 
01131P 
01133 
01134 
01135 
01136 
01137 
01138 
01139 
01140P 
Ql1141P 
01142P 
01143P 
01144P 
01145P 
01146P 
01147P 
01148P 
01149P 
05760 01151 
05765 01152 
05770 01153 
05775 01154 
05780 01155 
05785 01156 
05790 01157 
05795 01158P 
05800 01159P 
05805 01160P 
058113 01161P 
05815 01162P 
05820 01163P 
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** 
** 
** 
** 
** 
** 
05FF 96 0B B SINTR 
0601 CE 072A P 
0604 08 SINTRI 
0605 138 
0606 08 
0607 Al 02 A 
0609 24 F9 0604 
060B Al 01 A 
060D 24 0E 061D 
060F EIJ QJ0 A 
0611 D1 16 B 
0613 2~ 08 0610 
0615 D7 16 13 
0617 86 ~1 A 
0619 97 17 B 
061B 20 03 0fj20 
061D 7F 0017 B SlNTR2 
:3620 39 
BASED UPON PRESENT OPER~TING FREQUENCY 
HYSTERISIS INCLUDED AT SWITCH POINTS 
PERIOD INFO AT : PER 
LDAA 
LDX 
INX 
INX 
INX 
CMPA 
BCC 
CMPA 
BCC 
LDAB 
CMPB 
BEQ 
STAB 
LD!\,A 
STA,A 
BRA 
CLR 
RTS 
ALTERS: STR 
TABLE: TBLSIN 
PER READ PERIOD VALUE ( 8MS13 
lTBLSIN-3 SET TABLE POINTER 
2,X 
SINTRl 
1,X 
SINTR2 
0,X 
STR 
SINTR2 
STR 
!$QJl 
STRF 
*+5 
STRF 
ADVANCE POINTER TO NEXT 
THRESqOLD LEVEL 
CHECK RATIO THRESHOLD 
OUT OF RANGE - TRY NEXT LEVEL 
CHECK HYSTER. LIMITS 
DEAD BAND - RET~IN PREVIOUS RA 
PIND CORRECT RATIO CODE 
CHECK FOR RATIO CHANGE 
NO CHANGE 
SAVE NEW RATIO 
SET CHANGE FU\G 
BRANCH TO RETURN 
RESET CHANGE FLAG 
RETURN 
** 
** 
** 
** 
** 
** 
** 
SUBROUTINE : CONTROL GAIN LOOK-UP 
0621 
0e;23 
0625 
0(,)27 
0t;29 
062C 
Qlt:;2F 
0630 
0631 
(3634 
9e; 0C B GAIN 
De; 0T) B 
81 10 A 
24 06 062F 
CE (11761 P 
7E Pl54B P 
16 G1HNl 
4F 
CE 0750 P 
7E 0643 P 
** 
** 
** 
** 
** 
** 
** 
0637 E6 00 A FUNC 
0639 11 
063A 24 04 0640 
0t;3C 08 
063D 08 
063E 20 F7 0537 
BASED UPON FREQUENCY AT PER+l & PER+2 
TABLE: TBLGLO Lm.,r FREQUENCIES < 10.5 HZ 
TABLE: TBLGHI HIGH FREQUENCIES> 30.5 8~ 
RETURNS FROM TBL SUBROUTINE l<ITTTH r,r."IN INJ\-
LDAA 
LDI\B 
CMPA 
BCC 
LDX 
JMP 
TAB 
CLRA 
LDX 
Jr.tP 
PER+l 
PER+2 
ltS1QJ 
G.AIN 1 
~TBLGHI 
TI3L 
tTBLGLO 
TBL1() 
8MSB 
8LSB 
< 1 !11HZ US E LOT., FREQ. TABLE 
USE HIGq FREQ TABLE 
LTNEARI7.E & RETURN 
USE LO'''' FREQ. TJ\BLE 
LINEARIZE & RETURN 
DISCRETE FUNCTION TR~NSFOR~ATION ROUTINE 
"X"-REG. POINTING TO TJ\BLE ADDRESS 
"A"-REG. ARGRUMENT 
RETURNS: "B"-REG. FUNCTION 
"A"-REG. UNALTERED 
LDAB 0,X 
CBA 
BCC FUNCI 
INX 
INX 
BRA FUNC 
A-V Page 23 
READ REFRENCE ARG. 
CHECK RANGE 
ARG. RANGE FOUND 
ADVANCE POINTER 
TO NEXT ARGU~ENT 
AGAIN 
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05825 01164P 0640 E6 01 
05830 01165P 0642 39 
7\ FUNC 1 LD1\B 
RTS 
1,X READ FUNCTION VALUE 
RETURN 
05840 01167 
05845 01168 
05850 01169 
05855 01170 
058621 211171 
05865 211172 
058721 01173P 
05875 01174P 
058821 ((J1175P 
215885 ((J1176P 
05890 01177P 
05895 01178P 
05900 011 79P 
05905 0118((JP 
05910 01181P 
05915 01182P 
05920 01183P 
05925 !H184P 
05930 01185P 
05935 01186P 
215940 01187P 
05945 01188P 
059521 01189P 
05955 01190P 
059621 211191P 
05955 ((J1192P 
05970 01193P 
05975 01194P 
05980 ((J1195P 
215985 ~1196P 
05990 01197P 
05995 01198P 
060210 01199P 
06010 
2162115 
3621221 
062125 
060321 
062135 
060421 
216045 
06050 
06055 
2160621 
06065 
06070 
216075 
06080 
06085 
21621921 
06095 
06100 
012211 
01202 
012213 
01204 
01205 
012216P 
012217p 
211208P 
211209P 
0121((JP 
211211P 
(H212P 
QJ1213P 
01214P 
01215P 
01216P 
01217P 
01218P 
01219P 
** 
** 
** 
** 
** 
** 
0643 
0644 
0645 
0646 
0647 
0648 
21649 
064l\ 
064B 
2164D 
064F 
0e;51 
0654 
0(;56 
2(1)58 
065A 
065C 
055E 
06621 
0651 
0664 
0666 
0667 
06'69 
066B 
066C 
066E 
58 TBL16 
49 
59 TBL8 
49 
58 TBL4 
49 
59 
49 
DF 321 B TBL 
9B 31 B 
24 03 0654 
7C 0030 B 
97 31 B 
DE 321 B 
1\6 00 A 
A0 tH A. 
97 32 B 
2C 01 0661 
421. 
BD 0687 P 
2A 01 0667 
4C 
D6 32 B 
2F 01 Ql66C 
4'" 
AB 00 7\ 
39 
A 
0686 
A 
0682 
067E 
FF A 
~8 ~686 
** 
** 
** 
** 
** 
TRUNC 066F 81 00 
0671 27 13 
0673 81 FF 
0675 27 0B 
0677 2D 215 
21679 4F 
"'67A C 6 
067C 20 
067E 86 
0680 C6 
21682 50 
0683 25 
0685 16 
~686 39 
FF A TRUNCi 
QJ1 1\ 
01 0686 
TRUNC2 
LINEARIZING Tl\BLE SUBROUTINE: 
V=V0+(V0-V1) (A-A"')16/256 
"X"-REG. = POINTER TO TA.BLE 
"B" = ARG. A<16 
RESULT: V<256 IN "A"-REG. 
ASLB TABLE LENGTH 16 BYTES 
ROL7\ 
ASLB TABLE LENGTH 8 BYTES 
ROL7\ 
7\SLB 
ROLli. 
A.SLB 
ROL7\ 
STX 
ADD7\ 
BCC 
INC 
ST7\A 
LDX 
LDA;I\ 
SUBA 
ST1\A 
BGE 
NEG1\ 
,JSR 
BPL 
INC7\ 
LD;I\B 
BLE 
NEGA 
7\DD.1\ 
RTS 
TEMP 
TEMP+1 
*+5 
TE"'1P 
TEMP+1 
TEMP 
0,X 
1,X 
TEMP+2 
*+3 
"'P8 
*+3 
TEMP+2 
*+3 
QJ,X 
T7\BLE LENGTH 4 BYTES 
ARGRUMENT "A", "B" = (A-7\0)16 
SAVE TABLE 1\DDRESS 
ADJUST POINTER PL1\CEMENT 
CHECK FOR CARRY 
C7\RRY BIT 
S1\VE 7\D,JUSTED VALUE 
RE7\D LOl"1ER VALUE (V((J) 
-V1 
SAVE DIFFERENCE 
FORI'w1. ABSOLUTE 
(V0-V1) (A-7\0)16 
CHECK ( aLSB ) 
ROUND 8 MSB 
CHECK FOR POSe SLOPE 
NO, CORRECT FOR SIGN OF "'1ULTTP 
SCALE 
RETURN 
16 TO 8 BIT + SIGN TRUNC1\TION 
CMPA 
BEQ 
CMPA 
BEQ 
BLT 
CLR7\ 
LDAB 
BRA 
LDAA 
LD1\B 
NEGB 
BCS 
TAB 
RTS 
A-V 
ENTER: A REG. 8MSB B REG. 8LSB (2'S COMP 
EXIT: A REG. SIGN B REG. SBIT MAG. (ABS 
#$00 
TRUNC2 
#$FF 
TRUNC1+4 
TRUNC1 
tSFF 
TRUNC2 
iSFF 
#$01 
*+3 
Page 24 
NO 8BIT OVERFLOW - CONTINUE 
NO 8B IT OVERFL01"1 - CONTINUE 
SET MAX. POSITIVE Vl\LUE 
CONTINUE 
SET MAX. NEGATIVE VI\LUE 
FORM ABSOLUTE VALUE 
CHECK FOR r-2561 
YES THEN SET +255 
PAGE 024 
06110 
06115 
06120 
06125 
136130 
061'35 
06140 
06145 
051513 
06155 
06160 
05165 
06170 
06175 
06180 
136185 
06190 
06195 
05200 
062135 
06210 
136215 
06220 
136225 
06230 
06235 
06240 
06245 
01221 
01222 
01223 
01224 
01225 
01226 
01227 
01228P 
01229P 
01230P 
In 231P 
01232P 
QJ1233P 
QJ1234P 
01235P 
01236P 
01237P 
01238P 
01239P 
QJ1240P 
01241P 
01242P 
01243P 
01244P 
131245P 
01246P 
lH247P 
01248P 
05255 01250 
06260 01251 
135265 01252 
06270 01253 
06275 01254 
06280 01255 
015285 01256P 
06290 01257P 
06295 01258P 
06300 01259P 
06305 01260P 
06310 IH261P 
06315 01262P 
063213 01263P 
06325 In 264P 
13 6330 lH 265P 
06335 01266P 
06340 01267P 
06345 01268P 
06355 
06360 
06365 
136370 
136375 
06380 
06385 
01270 
01271 
01272 
01273 
01274 
01275 
01276P 
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** 
** 
** 
** 
** 
** 
** 
06g7 
0589 
068A 
0688 
13680 
068F 
13691 
0692 
13693 
0695 
13697 
0698 
0599 
0698 
059D 
069E 
Vl69F 
06Al 
05A3 
06A4 
QJ6A5 
97 20 B MP8 
4F 
56 
8D 130 068D 
24 02 0691 
98 2D B 
46 
56 
24 02 13697 
9B 2D 8 
46 
55 
24 02 069D 
9B 2D B 
46 
56 
24 02 QJ6A3 
9B 2D 8 
45 
55 
39 
** 
** 
** 
** 
** 
** 
06A6 SD 0687 P SCALE 
06A9 44 
06AA 56 
06AB 44 
QJ6AC 56 
06AD 44 
06AE 56 
QJ6AF 44 
0680 56 
0681 C9 00 A. 
06B3 24 01 06B6 
0585 4C 
06B6' 39 
** 
** 
** 
** 
** 
** 
0687 7F 002F 8 QDIV 
EXPANDED LOOP ~ULTrpLY 
A*B : 2 UNSIGNED 8 BIT VA.LUES 
RESULT = (A., B) 
WORKSP,1\CE = ~ULT 
( 114 CYCLES) 
STAA MULT 
CLRA 
RORB 
8SR *+2 
Bec *+4 
ADDA MULT 
ROR.A 
ROR8 
BCC *+4 
ADDA ~ULT 
RORA 
RORB 
8CC *+4 
ADDA MULT 
RORA 
RORB 
8CC *+4 
ADDA. MULT 
RORA 
RORB 
RTS 
MULTIPLICAND 
CLEAR MS BYTE 
SHIFT L.S. BIT INTO CA.RRY 
FAST X2 LOOP 
8IT NOT SET 
OTHERWISE ADD MULT - CARRY 
BIT2 (BIT6) 
BIT3 (BIT7) 
BIT4 (BIT8) 
SCALING SU8ROUTIN& 
SCALE X 16: A OR 8 REG. 
VALUE: A OR 8 REG. 
RESULT: B-REG. ROUNDED TO 8M5B 
JSR 
LSRA 
RORB 
LSRA 
RORB 
LSRA 
RORB 
LSRA 
RORB 
AOCB 
BCC 
INCA 
RTS 
MP8 
~SVl 
*+3 
V(SCALE X 16) 
/2 
/4 
/8 
DIVIDE 8Y 16 
ROUND 8~SB 
TEST FOR OVERl?LOI'l 
SU8ROUTINE : QUICK DIVIDER; TRUE TRUNCA.TION 
(A,B) / 2"'{DIVW) 
CLR 
A,B 168lT SIGNED NUMBER 
DIVISOR PRESAVED AT DIVl'l <=127 
DIV'N'+l CLEAR CO~PLEMENT FLAG 
A-V ~.a.ge 25 
CLE 
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06390 01277P 06BA 4D 
06395 01278P 0~BB 2A 05 06C2 
06400 01279P 0~BD 7C 002~ B 
05405 012R0P 0~C0 8D 0F 06Dl 
06410 01281P 0~C2 47 QDIVl 
06415 01282P 06C3 5ry 
06420 01283P 06C4 7A 002E B 
06425 01284P 06C7 2E F9 05C2 
06430 01285P 06C9 7D 002F B 
06435 01286P 0~CC 27 02 06D0 
06440 01287P 06CE 8D 01 06D1 
06445 01288P 06D0 39 QDIV2 
06455 01290 
06460 01291 
lHi465 01292 
06470 01293P 06Dl 43 
05475 01294P 0~D2 53 
136480 01295P el6D3 CB 01 
06485 01296P 06D5 89 130 
06490 01297P 06D7 39 
** 
** 
** 
CO~16 
** 
** 
** 
** 
** 
** 
** 
06500 01299 
06505 (H 300 
06510 01301 
06515 01302 
0~520 01303 
IHi52501304 
06530 01305 
06535 0130~P 
06540 01307P 
06545 01308P 
06550 01309P 
06555 01310P 
136550 01311P 
01)555 01312P 
06570 01313P 
(1)575 01314P 
06580 01315P 
05585 01316P 
06590 01317P 
06595 01318P 
916500 01319P 
051)05 01320P 
0651~ 01321P 
05515 01322P 
06620 !J1323P 
061525 01324P 
06630 01325P 
06635 01326P 
0%40 01327P 
06645 01328P 
05550 01329P 
05555 01330P 
05660 01331P 
(551)5 !J1332P 
06D8 iF 002~ B DIV 
06D8 7a. 002F B 
06DE 7C 002F B DIV2 
06El 90 2E B 
06E3 24 F9 0IJDE 
06E5 9B 2E B 
0SE7 59 
06E8 49 
06E9 3D 01 06EC 
0IJE8 53 
06EC 90 2E 13 
06EE 24 02 06F2 
06F0 9B 2E 8 
06F2 59 
0e;F3 49 
0IJF4 90 2E 13 
06F6 24 02 IHiFA 
015F8 em 21:: 8 
06FA 59 
(!l6FB 49 
06FC 90 2E ~ 
QJ6~E 24 02 0702 
07010 913 2E 13 
0702 59 
0703 49 
0704 90 2E 13 
0705 24 02 0701\ 
TSTl\ 
BPL 
tNC 
BSR 
.a.SRA 
RORB 
DEC 
13GT 
TST 
BEQ 
BSR 
RTS 
QDIVI 
ntVN+1 
CO~16 
DtVlN 
QDIVl 
DIVI>I+l 
QDIV2 
CO~16 
OK, POSITIVE NU~BER 
SET CO~PLEMENT FLl\G 
16 8IT 2'S COMPLE~ENT 
DIVIDE 8~SB ~Y 2 SIGN EXTENDED 
DIVtDE 8LSB BY 2 
DIVISOR 
a.Gl\IN 
CHECK FLl\G 
OK, NOT SET 
16 BIT 2'S CO~PLE~ENT 
lSBIT 2'S COMPLE~ENT OF (A,B) 
CO~A 
CO~B 
a.DDB 
,a. DC a. 
RTS 
#$01 
#0 
liS CO~PLE~ENT OF 
l'S CO~PLE~ENT OF 
l'S COMPLE~ENT OF 
2'S CO~PLEMENT OF 
8~SB 
ALSB 
RLSB 
R~S13 
EXPl\NDED LOOP DIVIDE: (A,B)/DIVlI'l; WHERE a.<128 
15 13tT DIVIDEND, 7 BIT DIVISOR: DIVW<128 
QUOTIENT<255 IN B REG. 
16~ CYCLES: OVERFLOl"1 PORTION IN (D I \11.>1+1 ) 
IF A'>DIV'1'l 
CL~ 
DEC 
tNC 
SU13l\ 
8CC 
,1\DDi\ 
ROLS 
ROLl\ 
BSR 
CO~B 
SUBr.. 
SCC 
1\DDA 
ROL~ 
ROLl\ 
SU8A 
BCC 
Am)l\ 
ROLS 
ROLa. 
SU8 A 
8CC 
ADna. 
ROLB 
~OLa. 
SUBl\ 
BCC 
A-V 
DIV1:>I+l 
DIVlI'l+l 
D1V1~+1 
DIV'1'l 
DIV2 
DI '\1',"1 
*+3 
DI'IM 
*+4 
DIV'1'l 
DI \11."1 
*+4 
DI VI>I 
DIVIN 
*+4 
DIVlI'l 
DnM 
*+4 
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TEST OVERFLO'.>I 
YES, Ta.LLY COUNT 
NO, RESTORE l\ND SET CARRY 
M.S. BIT INTO CARRY 
INTO L.S. OF A 
l'S COMPLEMENT OF QUOTIENT 
TEST DIVISOR 
NOT DIVISABLE, CARRY=l 
FOR~ l'S CO~PLE~ENT OF QUOTIEl\I 
SECOND BIT 
THIRD BIT 
FOURTH BIT 
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06670 01333P 0708 9B 2E B l\DDl\ DIVIN 
06675 01334P 070.l\ 59 ROLB 
061580 01335P 070B 49 ROLA 2 (REMA INDER) 
tH,S85 01335P 07QlC 53 COMB 1 's CO"'1PLEMENT OF QUOT. 
0669~ 01337P 070D 39 RTS 
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06705 131340 ** 
06710 01341 ** THER~ISTOR TABLE: 
06715 01342 ** 1ST BYTE - MUX. ADDRESS 
06720 01343 ** 2ND BYTE - NARNING LIMIT 
05725 01344 ** 3RD BYTE - TRIP LIMIT 
06730 01345 ** 
067'35 (n34~p 07IJE 0C A TBLTEM FCB T00. THERMISTOR lH~ 
0674~ 0134ip 070F 6B A FCB 107 75 C 
06745 01348P 0710 75 A FCB 117 80 C 
06750 01349P 0711 0D A FCB TOL THERMISTOR U 
06755 01350P 0712 6B A FCB 107 75 C 
05760 01351P 0713 75 .11, FCB 117 80 C 
06755 01352P 0714 0E A FCB T02. THERMISTOR #2 
06770 01353P 0715 5B A FCB 107 75 C 
06775 01354P 0716 75 A FCB 117 80 C 
05780 01355P 0717 0F A FCB T03. THERMISTOR B 
06785 01356P 0718 6B A FCB HI7 75 C 
06790 01357P 0719 75 .:1\ ETBLTE FCB 117 80 C 
06800 01359 * 
06805 01350 * SLIP CONSTANTS - USEFUL T:I\BLE RANGE 
06810 01361 * 
06815 01362P 071A 02 A PER"1IN FCB $02 "1AX. FREQ. 244HZ 
06820 01363P 071B 04 A PERMAX FCB $04 MIN. FREQ. 122HZ 
06825 01364 ** 
06830 01365 ** MAXIMUM SLIP TA~LE: SC.ALED FOR 8 ELEMENTS 
06835 01366 ** 
068413 eJ1367P 071C FF A TBLSP FCB SFF (0 ) 
06945 01368P 071D FF A FCB $FF (1 ) 
06850 01369P 071E FF A FCB $FF (2) 
06855 01370P 071F FF A FCB SFF (3 ) 
06860 01371P 0720 FF A FCB $FF (4 ) 
05865 01372P 0721 FF A FCB $FF (5 ) 
06970 01373P 0722 FF A FCB $FF (I:;) 
06875 01374P 0723 FF A FCB SFF (7 ) 
06880 01375P 0724 FF A FCB $FF 10.0HZ (8 ) $0200-244H7.: 
06885 eJ1376P 0725 08 A FCB $08 8.45H7. (9 ) $0240-217H7. 
06890 01377P 0726 B8 A FCB $B8 7.19HZ ( A) $028(1)-195H2 
06895 QJ1378P 0727 9F A FCB S9F 6.21HZ ( B) $02C0-17RHZ 
069013 ell 379P 13728 89 A FCB $89 5.35H7. (C) $0300-163H7. 
06905 01380P 0729 76 A FCB $76 4.61H7. (D) $0340-150HZ 
06910 01381P 072A 67 A FCB S67 4.03HZ (E) S0380-140HZ 
011915 01382P 072B 59 A FeB s59 3.46HZ ( F) $QJ3C0-13@HZ 
06920 01383P 072C 4D A FCB $41) 3.00HZ (10) SQl4 00-1 22HZ 
06930 01385 ** 
06935 01386 ** TABLE: SINE I TRIANGLE RATIOS 
011940 01387 ** 1ST BYTE ACTIVATION CODE STR 
06945 01388 ** 2ND BYTE UPPER THRESHOLD 
06950 01389 ** 3RD BYTE Lo\'lER THRESHOLD 
06955 01390 ** 
06960 01391P 072D 00 A TBLSIN FCB Soo SET STR TO 9 (Xl CODE) 
eJ6965 eJ1392P 072E 11 A FCB S11 28.7 HZ 
eJ6970 eJ1393P eJ72F 12 A FCB S12 27.1 HZ 
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05975 01394P 0730 01 1\ FCB ~01 SET STR TO 27 (X 3 CODE) 
06980 01395P 0731 2C A FCB $2C 11.1 HZ 
06985 01396P 0712 20 A FCB $21) 10.6 HZ 
06990 01397P 0733 02 A FCB $02 SET STR TO 45 (X5 CODE) 
05995 01398P 0734 39 A FCB $39 8.57 HZ 
07001'1 QJ1399P 0735 3D A FCS $30 8.00 H'l 
07005 rH400P 0736 04 A FCB $04 SET STR TO 63 (X7 CODE) 
1l)7010 01401P 0737 413 A FCB $4B 5.51 HZ 
07015 01402P 0738 51 "- FCS $51 6.03 HZ 
07020 01403P 0739 0~ A fOCI3 $08 SET STR TO 81 (X9 CODE) 
07025 01404P 0731\ FF A fOCB $FF 
07030 01405P 07313 FF A FCB $FF 
07040 01407 ** 
07045 01408 ** TABLE: V0LTAGE COR~ECTION FACTOR 
07050 01409 ** AS A FUNCTION OF TRIA~GLE VOLTAGE 
07055 01410 ** 
07060 01411P 073C E6 A TBLVTR FCS 230,4 9.0 <= VTRV\ < 10.0 4 COU 
P 0730 04 A 
07065 ?l1412P 073E 1'1.6 A FCB 16<1,3 5.5 <= VTRTA < 9.0 3 COU 
P 073F 03 A 
07070 01413P 0740 59 1\ FCB 89,2 3.5 <= VTRIA < 6.5 2 COU 
P 0741 02 A 
07(P5 01414P 0742 00 A FCS 0,1 Ill. 0 <= VTRV\ < 3.5 1 COU 
P 0743 01 A 
07085 01416 ** 
07090 01417 ** TASLE: ERROR CORRECTION LOOK-UP 
07095 01418 ** 
07100 01419P 0744 CF A TB LC OR FCB 21'17,5 .81 <= ERR < 1. 0V/HZ (5 COUNT 
P 0745 05 l\ 
07105 0142Q!P 0746 9C A FCB 156,4 .61 <= ERR < .81 (4 COUNT 
P 0747 04 A 
0711 13 01421P 0748 ~9 Z\ FCB 105,3 .41 <= ERR < .61 (3 CO~T 
P 0749 03 .1\ 
0 7 115 01422P 074A Vj 1\ FCB 54,2 .21 <= E~R < .41 (2 CO~T 
P 137413 02 A 
07120 01423P 074C 03 A FCB 3,1 • ell <= ER~ < .21 (1 CO~T 
P 0740 01 A 
07125 (H424P "'74E 0(lJ 'A. FCS 0,O .00 <= ERR < .01 (Q/ COU~T 
P 074F 00 'A. 
07135 01426 ** 
07140 01427 ** TI'1.BLE: GA IN LOOK-UP 
07145 01428 ** Lm..r FREQUENC IES < 30.5 HZ 
(P150 131429 ** 
07155 01430P 0750 ~1'1. A TBLGLO FCB 106 «(lJ ) 
07160 01431P 0751 63 1\ FCB 99 (1 ) 30.52 HZ $1000 
07165 01432P 0752 30 A FCB 48 (2) 15.26 QZ $2000 
07170 01433P 0753 IF A FCB 31 (3 ) 10.17 HZ $3000 
07175 01434P 0754 17 A FCB 23 (4 ) 7.63 HZ $4000 
07180 01435P 0755 12 A FCB 18 (5 ) e;.10 HZ $50910 
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07185 0143t;P 
07190 01437P 
917195 01439P 
07200 01439P 
07205 01440P 
07210 01441P 
07215 01442P 
07220 01443P 
07225 01444P 
072313 01445P 
917235 01446P 
07245 01448 
07250 01449 
07255 01450 
0721)0 01451 
07265 01452P 
07270 01453P 
137275 01454P 
07280 01455P 
::37285 01456P 
07290 01457P 
07295 01458P 
07300 01459P 
(!I73'~ 5 014S(IIP 
07310 01451P 
07315 01462P 
07320 01"113P 
07325 ~14c)4P 
0 7 330 r-l1455P 
07335 014IJ!)P 
~7340 (141)7P 
07345 014Ggp 
017355 014700 
07350 01471 
(P365 01472 
07370 1314 73 
07375 01474D 
~7380 01475D 
07385 (1471)0 
07390 01477D 
r-l1478 
TOTAL ERRORS 
~000 .r.. I 
III 00:1\ .1\Tl0. 
91 Ql0B 71.111. 
0004 A 14. 
0005 1\ 15. 
91007 1\ I 7 • 
0756 0E A FCB 14 (e; ) 5.09 H7, %000 
~757 0t:: A FC13 12 (7 ) 4.3t; T-t'7, $7r!f'1~ 
0758 01\ A FCB 10 (8 ) 3.81 H7, $8~00 
0759 0A A FCB 10 (9 ) 
075.1\ 0A .1\ FCR 1~ (A) 
075B 01\ A 1<'CB HI (B) 
075C 01\ ,1\ FCB 10 (C) 
0 75D 91 A ,1\ FCB 10 (D) 
075E 071, ,a. FCB 10 (E) 
075F 0,1\ A FCB 10 ( F) 
076~ 011\ .1\ FCB HI (10 ) 
** 
** T.1\BLE: Gl'\lN Lf)OK-UP 
** HIGti FREQUENCIES > 30.5 H'l. 
** 
'3161 ,n 1\ TB LG'!-! I 1<'03 50 un 
0762 32 A 1<'CB sa (1 ) 
0763 3/. 1\ FCR 5~ (2 ) 2114 H7. ~02010 
0764 32 1\ 1<'C13 50 ( ~ ) 11)3 97. $03001 
0755 32 A FCB 50 (" ) 122 '!-!7, «;;0400 
076'1 32 71, FCB 50 (5 ) 98 H7. $0500 
0767 75 '\ FCB 117 (I) ) 81. 4W7, $0 ~GI(II 
07'18 1\4 "- FCB 1114 (7 ) f.l9.RH7. S0I7r;JO 
fl759 C8 A 1<'C13 2010 p~ ) t;1.0W7, ~0R00 
r!75l\ 132 1\ FCB 17R (q) 54.397. <:;(1q00 
0 7 '1B qF "- FC8 151) ( 1\ ) 4!1.RH7. <:;01\0(,1 
076C 91 l\ "'C13 l"S (A) "''''.4~-I7. $01300 
07;)D 35 1\ "'Cl3 LB (C) 40. 7H7. 50C("\0 
075E 71\ 1\ 1<'CB 12? CD) 17.6T17. $~n00 
076F 71 l\ ~r::~ 111 (E) 34. (PH $'1E 011 
0770 61\ !\ ~CR HHi ( F) ::12. tjT-I7. $0F110 
01771 63 l\ 1<'C13 qq (1~)10.5H7. !";10OJOJ 
0000 DSCT 
** 
** VECTOR LOC.1\TIONS 
** 
0000 0172 P FDa TNT IRQ ( T>.JTERRIJP'l' SERVICE ROU'rIN 
0002 0000 P FDl3 STl\RT SI"II ( DEFAULT ) 
0004 0152 P FOB SHUTO NI'.11 ( STOP ) 
0006 00001 P FOB S1'I\RT RESET ( PO'''lER-UP ) 
END 
130000 
00044*000145 00046 00047 00048 00049 001050 00051 091052 00053 00054 
00055 00055 0r-l05 7 00058 001059 91010601 
00055* 
001055* 
00049* 
0010501* 
00052* 
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0008 AI8. 00053* 
0009 A 19. 00054* 
P 049B AINg 00195 00347 (JJQJ350 Vl0n95 130757 00763 00755 00875* 
E400 l\SCT 00021*002125 00021) 00027 002128 00032 00033 00034 00035 00035 002137 
00038 00039 
P 03E1 BATT 00728*00736 
P 03F7 B,a.TTl 00731 00738* 
P 0401 BATT2 00739 00743* 
P 0432 CALCVl 00770 00772* 
P 0410 CALCVB 00729 00756* 
P 06Dl COM16 00359 210441 00532 00589 00595 01280 01287 01293* 
B Ql02B COUNT 0QlHl4 *021690 210711 
B 0035 CPULSE 00111 *00931 00983 
B 13036 CSINE 00112*00500 00933 013948 00951 00972 00975 00994 
B 000F CSLIPV 00083*00386 00417 
B 0033 CTEMP 00109*00404 021405 00408 00409 00526 00527 00533 00534 00989 009C)0 
00991 01059 01VlR2 01089 01099 
P 0288 CTLPl 00502 00500* 
P 028D CTLP2 00505 0V1520* 
P 02A6 CTLP2A 00531 00533* 
P 02B4 CTLP3 91V1535 091540* 
P 023.a. CTLP4 00538 00539 00543* 
P 02CC CTLP5 00549 00552* 
P 021)2 CTLPf) 00548 00555* 
P 021)B CTLP6A 0055') ~Hl559* 
P 02E0 CTLP7 210551 00554 00558 005151* 
P 02E4 CTLP8 00508 021553* 
P 0318 CTLS 00594 fH'l598 00599* 
P 032F CTLSl 00583 00511* 
P 0335 CTLS2 00510 00622* 
B 003 7 CTRIA 00113*00503 00541 00543 00648 00935 00953 00959 00962 00970 00q98 
0HHB 
P 01D4 CTRL 00399* 
P 0214 CTRLl 0eJ427 00430* 
P 0225 CTRL1A 00437 00439* 
P 022D CTRL2 00440 00443* 
P 04C4 DELAY 00205 00253 00900*00907 
P 04CA DELAYl 00902*00905 
P 0431) DEVSEL 00219 130459 00 R0 9*0?f geJ9 
B 0008 DIA 00075*00271 00302 005115 01014 
B 09109 DIB 00077*010572 
P 000D DIRQ 00136*00324 00340 
P 06D8 DIV 00483 01305* 
P (J!6DE DIV2 01308*01310 
B 002E Dl V'.'1 00107*0047~ ?f9.l5~1 01276 01279 01283 CH285 9.11305 01307 01308 01309 
01311 01311) 131318 01121 01323 0132fi 01328 01331 01333 
B 0001\ DOB 'lHHP9*0(ll212 0012~ 00371) 00677 006q~ 'Hll')~n 00716 {'I071Q 0('1720 IJ!fl "7tl 1 
~HP44 00748 
p 0431 DOUTA 0029.10 00210 00?25 o eJ 24'8 130255 00298 00320 00329 0WB2 001787*0091 e; 
00923 01005 01024 
P 0438 DOUTB 00202 00214 00327 00379 09.1749 00801* 
P 000E EIRQ 00137*00181 ~0231 0055~ 
B 0014 ERR 0008')*09.1446 00447 (H'J4 77 00488 00530 005~5 9.10587 
B 0012 ERR.a. 009.185*00410 00411 010443 00444 
P 014D ESHUTD 00319*00669 00704 00737 
P 0719 ETBLTE 00689 9.11357* 
P 00BC EXECA 00234 00243*0(21)8 0027(~ 00288 
p 00CD EXEC,l\.1 00250*00257 
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P 011E EXECB 1'113294* 
P 012D EXECBl 00295 00300* 
P 0142 EXECB2 003134 QJ03HI* 
1313113 FILE 130012*013125 
8 131306 FREQ 00073*0A256 013344 00357 ('10358 
P 0637 FUNC 00486 013957 009~6 In 15 ~ *011 e) 3 
P 0640 FUNt: 1 01160 01164* 
P 0621 GAIN 00474 01140* 
P 062F GAINI 01143 01146* 
B 01328 HOTF 013101*00691 00707 tH'I713 
8 0001 IBAT 1'101368*1307157 
0003 IBAT. 00048*00765 
B 002.l\ ICOUNT 00103*00245 1313282 013284 00289 0(il345 
B 0025 IDIRF 00098*00244 130276 00279 (lHB05 Ql1!H3 010213 01023 
B 001E INC 130093 *0 0600 00601 001505 00508 00609 
B 13018 INCI 130090 *0 04 89 0Q1493 130494 00624 00625 
B (3020 INCO 00094 *00590 00591 00592 00593 00602 00603 001i06 001i07 00613 0~e;14 
8 001A INCP 00091*00563 00564 130622 00623 
8 001C INCPO 130092*013523 130546 fi'lQJ547 130561 013562 013565 00566 00567 00568 
P 000F INIT 0012100140* 
P 0068 INITI 00178 013187* 
P 13473 INPUT 130176 130353 (30455 00664 00671 00846*00890 
P CH 72 INT (HB40*01474 
P 019A INTI 00357* 
p 01B4 INT1A 00364 00367 00371* 
P 0lC7 INT2 00375 00381* 
P 0368 INTE 00371 00631 00650* 
P 0238 INTV 00454* 
P 13251 INTV1 00457 Ql04 74 * 
P 027A INTV1A 0Ql490 00492 00494* 
P 0344 INTV2 00464 00530* 
P 0349 INTV3 00632 *13 06~4 
p 0365 INTV4 00642 00644 0~~49* 
P 0008 I,POMAX 00134*00550 00553 
P 0QJ0C IPOMIN 00135*00557 00560 
P 0568 TROT 00299 01013* 
P 057C IROTI 01018 01022* 
P 0581 IROT2 01016 01021 01024* 
P 0009 KFREQ 00131 *00421 
B 013113 KG,&' IN 00084 *0 134 81 00482 ('113528 013529 
P 0008 KLOW 130130*00584 
P 01305 K~OT 0Ql128*0QJ428 
P 01331\ KPOT 00132 *0113 71 
P 13007 KREG 013129*004313 
P 0005 KVHZ 130127*00400 
P QJ0E0 MODE 00183 0e1261*QJel314 
P el3EA MODEl 00262 00266* 
P 00F4 MODE2 013265 00271 * 
P 0105 MODE3 00275 00279* 
P 0101\ MODE3A 00278 00282* 
P 0113 MODE3B 00283 1313286* 
P 0111\ MODE4 013273 130277 elQJ28QJ 013289* 
P 011D MODE5 013285 00287 130290* 
B elQJ24 MODEF 00097*~QJ243 013269 130294 013310 el0369 
P 0687 MP8 QJ0401 eleI418 013431 00478 el0586 Ql1072 1111192 01228*01256 
8 002D MULT 013106*01228 131233 01237 01241 131245 
P 044E OUTPUT 0~788 008~2 00823*013996 1'110QJ0 131058 
B el008 PER 00081*elQJ266 003613 Qlel361 013365 Ql0413 90581 131036 131045 QJ10SQJ 01114 
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01140 01141 
P 071B PERMAX 01042 01353* 
P 071A PER'" IN 01039 01362* 
E401 PIAlr>.C 00026*00144 00150 910812 00814 00835 00837 00855 00858 00886 00888 
E400 PIAlr>.D 00025*00147 00154 00810 00833 00851 00884 
E403 PLa.lBC 00028*00145 00152 00826 008313 00848 00853 00877 008~n 
E402 PIr>.lBD 130027*130148 00153 00828 00831 008513 00857 00979 00882 
E41(1.1 PTP>11CX 00032*00161 00169 013182 0~232 00325 00341 130654 
E412 PTMILC 130034*00171 00992 
£413 PTM1XX 001335* 
E411 PTM2CS 130033 *13 016':; 00173 00179 00229 00342 013551 00903 00919 
E414 PTP>12LC 00(331)*009131 00918 
E415 PTM2XX 00037* 
E416 PTM3LC 00038*0011;3 00180 00230 00343 00652 
E417 PTM3XX 00039* 
P 0';B 7 QDIV· 00545 QJl276* 
P 06C2 QDIVI 01278 01281*01284 
P eJ6D0 QDIV2 01286 01288* 
P 04D"- RCOM 00223 (110295 00330 00915* 
P 05B8 REG 01047 01069* 
P 0507 REGel 01079 01084* 
P 05E6 REG0A 01086 01091 * 
P 05EF REG1 01081 01096* 
P 05F5 REGIA 131088 01095 01099* 
P 05FE REG2 01083 01090 01101 01104* 
B 0027 REGF 00100*01080 01087 01091 01102 
B 0005 REGV 00072 *0 0761 01070 
00013 REGV. 1301345*00756 
P 0386 SAFETI 00658 00670* 
P 0399 SAFET2 00675 00679* 
P 0376 SAFETY 00221 00250 00313 01-"1663* 
P 06A6 SCALE 00422 01256* 
P 0152 SHUTD 00324*01476 
P 0160 SHUTD1 00334*00335 
B 0029 SHUTF 00102*00693 00599 1313701 00728 00732 00734 
P eJ5FF SINTR 013373 01114* 
P 136134 SINTR1 01116*1311213 
P 061D SINTR2 ~1122 01125 01130* 
B 0003 SLIPO 130070*00261 003 55 IH~4 26 ~0439 !H048 
B 0026 SLIPF 00099*00300 '2.10309 01053 
B 0004 SLIPP>1 00071*00263 00351 00383 00385 
0001 SLIPM. ~0046*00349 
P 13585 SMAX 00381 "11B6* 
P 059E SMAX1 01040 131043 01047* 
P 05AB SM.r..X2 01049 01053* 
P 05B0 SMAX3 01052 01055* 
B 000E SMAXV 00082*00382 01056 (H076 
P 0000 START 00121*01475 01477 
B 0016 STR 00088*00213 00378 00747 01124 01126 
B 0017 STRF 00089*00374 01128 01130 
P 064B TBL 01145 01181* 
P 0643 TBL16 01149 01173* 
P 0647 TBL4 (111046 01177* 
P 0645 TBL8 01175* 
P 0744 TBLCOR 00485 01419* 
P 13761 TBLGHI 01144 01452* 
P 0750 TBLGLO 01148 01430* 
P 0720 TBLSIN (n115 01391* 
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P 071C TBLSP 01037 01307* 
P 07~~E TBLTEt.1 091589 00692 013415* 
P 073C TBLvrR 00955 09191)5 01411* 
R 00391 TEMP 00108*01181 01182 01184 01185 01186 911189 01195 
P 039F TEt.1P0 00689* 
P 03A9 TEt.1P1 00593*00703 00712 
P 03C2 TEMP2 00698 00705* 
P 03C9 TEt.1P3 007~5 00708* 
P 03DB TEMP4 00714 00718* 
B 002C TIt.1E 00105*tHl204 091252 009!Hl 
000C T00. 00057*01346 
Cl~0D TOL 00058*01349 
QJ00E T02. 00059*("1352 
000F T03. QJ0050*(H355 
P 06'lF TRUNC 00445 (01)215 01205* 
p 067E TRUNCI 01209 01210 01214* 
P 0636 TRUNC2 01207 01213 (in 219* 
B 0000 VBAT 00067*007154 0071!l9 01078 ~1QJ85 
00~2 VBAT. 00047*00762 
P 04FF VCORR 00632 910945* 
P 9151E VDEC 00940 00962* 
P 0533 VDECI 00964 00972* 
P 053C VDEC2 00971 00974 009715* 
B 0002 VH7. 00069*00348 00399 
0006 VHZ. 009151*910346 
P 0004 VHZt.1 00126*00406 
P 0503 VINC 00948* 
P 050E VINC2 00950 910953* 
P 051D VINC3 00952 00955 00960* 
B 0022 VLOOP 091095 *0 04 61 00&)27 091630 00')33 
P 053D VOUT 00649 00936 00982* 
B 0023 VSIGNF 000915 *0 0463 00')28 00645 091945 
P 0495 l'lDOG 00227 00311 fHB34 00868*00902 
P ClQJe)D ZERO 00189*0QJ192 
p 04F1 7. VOLT 00216 00246 (iHn33 910931* 
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APPENDIX VI 
TEST INSTRUMENTATION SPECIFICATIONS 
~Number 
Himmelstein Torque Transducer A-VI-2 
Ohio Semitronics Watt Meter A-VI-6 
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TECHNICAL SPECIFICATION 
I MCRT®9-D2T Non-Contact Torquemeter MAX. TORQUE-l0,000 lb.-in. SPEED - 0-7,500 rpm 
GENERAL DESCRIPTION 
The MCR~9·02T is a general purpose, high accuracy shaft torquemeter ideal for continuous dynamometer readout and 
torque feedback applications. Six standard torque ranges provide maximum power capacities from 60 to 1200 horsepower. 
Performance is independent of speed from stall through 7,500 rpm. 
The MCRT®9·02T uses a rotating strain gage torque bridge, temperature compensated for drift and modulus. The bridge 
is connected to a stationary electronic readout by integral, non·contact rotary transformers. The device is immune to water, 
lubricants, coolants, vibration, etc. and elimination of slip rings permits very low level measurements and long maintenance· 
free life. Thrust and bending loads are inherently cancelled by the transducer design. Factory options include an integral, 
non·contact speed pick·up and a foot mount. 
Linearity: 0.1% 
Temperature Effects: From 75 to 1750 F maximum drift 
is 0.2% of full scale and maximum error due to modulus 
change is 0.2% of reading. 
Maximum Operating Temperature: 2200 F, assuming per-
manent lubrication. Above 1750 F, the maximum shaft 
speed may have to be de·rated. 
Readout: Any carrier amplifier suitable for strain gage ser-
vice may be used. 
Excitation Voltage: 10 volts rms, maximum. 
Nominal Output: 0.75 millivolts/volt (open circuit). 
Standard Ratings: 
FUll SCALE TORSIONAL 
MOOEl TORQUE STIFFNESS 
MCRT"'9·02T (lb. - in.) (lb. - inJrad.l 
-(5·2) 500 117,000 
-(1·3) 1,000 197,000 
-(2·3) 2,000 260,000 
-(4·3) 4,000 427,000 
-(6·3) 6,000 515,000 
-(1·4) 10,000 605,000 
Overload Capacity: 2 times full scale rating 
MAXIMUM 
ROTATING INERTIA MAXIMUM WEIGHT 
(in. - oz. sec.2) (lbs.) 
0.151 17 
0.152 17 
0.154 17 
0.186 22'12 
0.188 22'12 
0.192 22'12 
Shaft Speed: 0 to 7,500 rpm bi·directional. Optional speed pick·up produces 60 pulses per shaft revolution. 
Construction: load carrying member is 17·4 PH high strength stainless steel. 
NOTES: 
11 J Maximum speed rating assumes permanent lubrication. Consult factcry for higher ratings. 
121 When mounted as a floating shaft, residual Shaft mis·alignment to driving and driven shafts should be taken up with single flexible 
couplings and the stator assembly compliantly restrained. When a foot mount is used, double flexible couplings should be employed. 
S. HIMMELSTEIN AND COMPANY 
2500 ESTES AVENUE, ELK GROVE VILLAGE, ILLINOIS 60007 • TELEPHONE: (312) 439-8181 
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I. RPM RANGE: 0-7~00RPM 
MOD£L. Nt TORQuE RANGE DIMENSION 
!-02T LB. "'IeH A B C 0 E F 
~-2 0-500 0 
1-3 0-1,000 on on ~ 0 
'" 
!:: g N 2-3 0-2,OOC on 0 N 0 
OIl ~ 4-3 ,)-4,000 0 N on en 6-~ 0-6,000 .... 0 ~ r-: OIl on N ,,; 
1-4 0-10,000 -
G H L 
0 
0 
0 ~ 
0 f--
.. on 
N on 
to: 
N 
10-32UNF 13/8 DFEP 
FOR RESTRAINING STRAP 
(SHOWN 90· CCW OUT 
OF POSITION) 
--, 
I 36"4-
OPTIONAL SPEED SENSOR 
MATING CONNECTOR SUPPLIED 
(MS 3106A-IOSL-4S) 
rMS3102-14S-6P COl.NECTOR 
. (MATING CONNf(~TOR SUPII -EO) 
BY" Boo MAX LENGTH (BOTH ENDS) 
2nd KEYWAY IBO o APART OPTlr'NAL (
KEYWAY FOH "A" SQUARE I<.FY 
r--
I 
I----t----.,,- - __ t 
'0' OIA!~~~~ 
(BOTH ENDS) 
l 
I ~"-~-~;~~~~~~~~~ 
It~~+~~ 
L--- C--L.2~ I i 2~~ 1_ 16 16 
- L .. : r-
W 
on 
N 
rD 
MCRT®9-02T 
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S. HIMMELSTEIN & CO. 
TRANSDUCER AMPLIFIER MODEL 6-201 
r-NUll ~ 
CeReR~ 
COARSE fINE 
NULt 
TRANSDUCER AMPLIFIER 
• HIGH ACCURACY 
• 100 MEG INPUT RESISTANCE 
• RATIOMETRIC OPERATION 
Description 
The Model 6-201 is a truely universal Transducer Amplifier. It 
will handle directly·wired or transformer·coupled strain gage 
transducers or, LVDT's. No effort has been spared to provide 
the most stable, accurate and noise· free performance obtain· 
able. When incorporated in a SYSTEM 6, the module is com-
plete in all respects; it provides transducer excitation, trans· 
ducer balance, zero set, span set, switch able low pass filtering, 
dual polarity shunt calibration and output buffering functions. 
Versatility and high accuracy are enhanced by provision for 4, 
6 or 7 wire input connections. 
A·c excitation yields extremely stable operation and high 
sensitivity while eliminating the effects of thermocouple and 
galvanic voltages, voltages induced by rotating machinery or 
a-c magnetic fields and other industrial noise sources. While 
such noise immunity is inherent in a carrier amplifier with 
phase sensitive detection, the Model 6-201 attains a new level 
of noise immunity that is especially meaningful in noisy in-
dustrial environments_ Such immunity is achieved, in part, by 
the unique detector circuit which yields unsurpassed quadra-
ture rejection, by the incorporation of low level active filtering 
and by the very high Common Mode Rejection (CMR). The 
use of low level filtering increases the effective CMR ratio and 
prevents large, normal mode, noise signals from overloading 
the amplifier and causing reading errors_ Additional normal 
mode rejection is provided by an active, output filter with 
switch selectable bandwidths_ This Bessel response filter 
avoids data distorting group delays and overshoot errors that 
occur with other types_ The very low cut-off frequencies 
provide long term signal averaging and prevent roll-over of 
the last display digit, even in the presence of ultra low fre-
-. ·"ncy variations_ 
SPAN 
e 0 8 
COARSE fINE 
100 500 HZ fILTER 
MODEL 6-201 
• UNSURPASSED NOISE IMMUNITY 
• BESSEL RESPONSE OUTPUT FILTER 
• NEGATIVE SPAN ADJUSTMENT 
The 6-201's very high input impedance eliminates errors from 
shunting type balance controls found in older instruments. 
Stable, internally generated balancing voltages are summed 
with the residual transducer unbalance after the high im-
pedance, differential input amplifier. An independent, Nega-
tive Span Adjustment is available to compensate for trans· 
ducer with imperfect symmetry. This provides correct system 
symmetry when several transducer channels share a digital 
display. 
The 3 kHz oscillator is amplitude-locked to the ultra-stable 
SYSTEM 6 reference. Additionally, the actual bridge excita· 
tion voltage is feedback locked via 6 (or 7) wire sensing to the 
system reference thus providing ratiometric operation. In the 
unlikely event the system reference changes, both the sensi-
tivity of the digital indicator and the bridge excitation voltag~ 
change in the same ratio. Hence, the displayed digitized output 
will remain unchanged Le_, the equivalent system gain is inde· 
pendent of the reference. 
The module includes SYSTEM 6 address decoding circuitry 
and will generate legend, AID Converter Scaling, 5th digit 
blanking and decimal point location commands in accordance 
with switch-programmed, field-changeable instructions. A 
front panel LED indicates when the module output is ad-
dressed for display on the digital indicator. 
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Specifications, Model 6-201 
Transducer Type: • • • • • Any strain gage transducer either directly 
wired or transformer coupled. Will also handle 
1/4 and 1/2 bridges and L VDT· Transducers. 
Transducer Impedance: •• • • • • • • • • • • • • • 80 to 2000 ohms 
Transducer Connections: ••••• Provision for 4, 6 or 7 wire circuits 
Transducer Cable Length: • • • • • • • • • • • • • • • up to 5000 feet 
Transducer Excitation: 
Amplitude: ••••.••••••••••••••• 6 yolts rms. reguleted 
Frequency: ••••• 3 kHz ± 1". Provision included for frequency 
"slaying" to othar 6-201 modul ... 
Celibration: • • • • • • • • • •• Dual-polarity shunt calibration with 
provision for CAL resistor feedbKk 
SensitiYity: ••••••••••••••••••••• 0.1 mY/Y, minimum 
SensitiYity Range: •••••• Minimum SPAN edjust range from 5.0 
to 0.1 mY/Y yia multi·tum. COARSE and FINE 
front panel controls. NegatiYe SPAN independently 
edjustable over a 2" range 
Input Impedance: •••••••••• 100 megohm shunted by 20 pf 
independent of NULL control .. ttings. 
Common Mode Rejection (CMR): ••••••••• 120 db, minimum 
Normal Mode Rejection: •••••••• At least 120 db at 60 hertz 
with selectable filter in 500 hertz position 
Quadrature Rejection: ••••••••••••• at least 60 db at 3 kHz 
Null Control Range: •••••••• 11/2 mY/Y both in·ph_ (R) and 
quadrature (C) yia multi-tum controls. COARSE and 
FINE control provided for in·ph_ (R) edjustment. 
Amplifier response is flat regardless of selected filter 
bandwidth when in the NULL mode. Releasing the NULL 
switch automatically re-enlllge5 the selected filter bandwidth. 
Analog Output: ••••••••••• ±6 yolts full scal. with 40"" 
overrange at 6 milliamperes maximum 
Output Impedance: •••••••••••..•••• Less than 0.1 ohms 
Bandwidth: •••••••••• d-c to 0.1, 1. 100 or 500 h.rtz, switch 
.. Iectabl.··· 
Signal-To-Noise·Ratio: • • • • • • . 0.05" rms or better .xcept 0.1" 
in 500 hertz bandwidth filt.r position 
Switchable Filter Response Time: •••••• Assuming a step input, 
the filter output will reach the tabulated percentage of 
actual yalu. i,. K/fc seconcts where fc is the selected 
cut-off frequ.ncy 
" of Actual Valu. --'L 
99.9" 2.0 
99.0% 1.5 
90.0% 1.0 
63.2" 0.6 
Filter Attenuation: •••• 80 db per decede aboye cut-off frequ.ncy 
Overall Accuracy: •••••••••••••• 0.05" of full scale .•••• 
Modul. Size: •••••••••••••••••••• One standard width 
NOTES: • The 6-203 L VOT amplifier is recommended for 
dedicated L VOT Applications. 
•• See Bulletin 607 for separate AID overrange 
specifications. 
••• Four individual pushbutton switches IIIlect 
desired response. When no filter switch is d". 
pressed, signal output is unfiltered. 
•••• See Bulletin 601 for complete definition of 
operating conditions. 
BLOCK DIAGRAM, 6·201 
·----+ SENSE 
"'-_ ... _.1---- SENSE 
ACTIVE 
FILTER 
HARD WIRED OUTPUT -~~~~~~~~~!'!!!!!l"L:-:-~~_~~~~~~ 
SWITCHED OUTPUT ---+--.,n 
SYSTEM ADDRESS DATA_ 
TO SYSTEM SCANNER 
+SENSE"~~~~~~~~ 
+ EXCITATION 
- EXCITATION 
-SENSE:------------------~ ....... _iii_. ------ SYSTEM REFERENCE 
I 
I S. HIMMELSTEIN & CO. 
©7975 2500 ESTES AVENUE / ELK GROVE VILLAGE,ILLINOIS 60007, U.S.A. / TELEPHONE: 372, 439-8787 
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OHIO SEMITRONICS WATT METER 
SPECIFICATIONS: 
INPUTS: 
Phase 
Voltage "fs" 
range 
overvoltage (continuous) 
burden (per phase) 
Current "fs" 
range 
overcurrent 
burden 
Power factor range 
Frequency range 
Response time 
Isolation input/output/case 
Power ranges IIfsll 
Accuracy (including setpoint, linearity, 
pf and temperature) 
Instrument power 
Current transducer size 
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Model PTP-948 
3~ 3 wire, 30 4 wire 
120 VAC 
o to 150 VAC 
175 VAC 
.1VA 
600 amperes ac 
o to 300 amperes ac 
o to 600 amperes ac 
10 times fs 
<.lVA 
unity to 0 lead or lag 
DC to 5K Hz ±ldb 
20 ~sec to 90% fs 
1500 VAC 
(300A) 0 to 108 KW 
(600A) 0 to 216 KW 
Analog ±0.5% fs 
Digital Meter ±1.0% fs 
115VAC 10% 60 Hz 
4 1/811 X 511 X 1 1/4" 
211 dia. 
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